{"id":"https://openalex.org/W2166782932","doi":"https://doi.org/10.1109/ccece.2011.6030618","title":"Directory-based cache coherence protocol for power-aware chip-multiprocessors","display_name":"Directory-based cache coherence protocol for power-aware chip-multiprocessors","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2166782932","doi":"https://doi.org/10.1109/ccece.2011.6030618","mag":"2166782932"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2011.6030618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2011.6030618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028951228","display_name":"Rana E. Ahmed","orcid":"https://orcid.org/0000-0001-9376-586X"},"institutions":[{"id":"https://openalex.org/I199440890","display_name":"American University of Sharjah","ror":"https://ror.org/001g2fj96","country_code":"AE","type":"education","lineage":["https://openalex.org/I199440890"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Rana E. Ahmed","raw_affiliation_strings":["American University of Sharjah, Sharjah, United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Sharjah, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I199440890"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043638016","display_name":"M.K. Dhodhi","orcid":null},"institutions":[{"id":"https://openalex.org/I199440890","display_name":"American University of Sharjah","ror":"https://ror.org/001g2fj96","country_code":"AE","type":"education","lineage":["https://openalex.org/I199440890"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Muhammad K. Dhodhi","raw_affiliation_strings":["American University of Sharjah, Sharjah, United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Sharjah, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I199440890"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I199440890"],"apc_list":null,"apc_paid":null,"fwci":0.19,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.44931756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":null,"first_page":"001036","last_page":"001039"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.9220703840255737},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8750036954879761},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.8691739439964294},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.750377357006073},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6986250877380371},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6823893785476685},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6804314851760864},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6683008074760437},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5964799523353577},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5856266021728516},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.4963458180427551},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4905771315097809},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44322195649147034},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.43318772315979004},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42430227994918823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3810346722602844},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.32315772771835327},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27821582555770874}],"concepts":[{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.9220703840255737},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8750036954879761},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.8691739439964294},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.750377357006073},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6986250877380371},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6823893785476685},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6804314851760864},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6683008074760437},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5964799523353577},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5856266021728516},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.4963458180427551},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4905771315097809},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44322195649147034},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.43318772315979004},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42430227994918823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3810346722602844},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.32315772771835327},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27821582555770874}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2011.6030618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2011.6030618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1530841921","https://openalex.org/W1978187377","https://openalex.org/W1980675012","https://openalex.org/W2026842524","https://openalex.org/W2062189676","https://openalex.org/W2096193215","https://openalex.org/W2106193445","https://openalex.org/W2108728827","https://openalex.org/W2119867930","https://openalex.org/W2123859627","https://openalex.org/W2131926352","https://openalex.org/W2143515003","https://openalex.org/W2149933151","https://openalex.org/W2150121003","https://openalex.org/W2153935788","https://openalex.org/W2161364792","https://openalex.org/W2162415743","https://openalex.org/W4233785673","https://openalex.org/W4255387252","https://openalex.org/W6631699381","https://openalex.org/W6645781901","https://openalex.org/W6656899617"],"related_works":["https://openalex.org/W2290179447","https://openalex.org/W4312759433","https://openalex.org/W2057019356","https://openalex.org/W2123859627","https://openalex.org/W1521238853","https://openalex.org/W2383781270","https://openalex.org/W1994369542","https://openalex.org/W1689154679","https://openalex.org/W3139889547","https://openalex.org/W2377604528"],"abstract_inverted_index":{"Multi-core":[0],"processor":[1,30],"architectures,":[2],"also":[3,130],"known":[4],"as":[5],"chip-multiprocessors":[6],"(CMPs),":[7],"have":[8],"become":[9],"a":[10,37,46,57,78,96],"predominant":[11],"technology":[12],"for":[13,83,90,113],"applications":[14],"demanding":[15],"both":[16],"the":[17,21,75,84,109,132,140,143],"high":[18],"bandwidth":[19],"and":[20,41,69],"low":[22],"power.":[23],"A":[24],"typical":[25],"CMP":[26,92],"architecture":[27],"integrates":[28],"multiple":[29],"cores,":[31],"one":[32,114],"or":[33,115],"more":[34,116],"memory":[35],"controllers,":[36],"multi-level":[38],"cache":[39,53,80,88,99],"hierarchy,":[40],"an":[42,135],"interconnection":[43],"network":[44],"on":[45],"single":[47],"chip.":[48],"Sharing":[49],"of":[50,59,67,77,122,125,134,142],"large":[51],"size":[52],"among":[54],"multi-cores":[55],"poses":[56],"number":[58],"new":[60],"challenges":[61],"to":[62,138],"be":[63],"addressed":[64],"in":[65],"terms":[66],"cache-coherence":[68],"power":[70],"management.":[71],"This":[72],"paper":[73,129],"investigates":[74],"integration":[76],"directory-based":[79,98],"coherence":[81,100],"protocols":[82],"last":[85],"level":[86],"shared":[87,126],"(L2/L3)":[89],"power-aware":[91],"architectures.":[93],"We":[94],"propose":[95],"scalable":[97],"protocol":[101,107],"with":[102],"minimal":[103],"hardware":[104],"overhead.":[105],"The":[106,128],"supports":[108],"\"sleep":[110],"\"":[111],"mode":[112],"cores":[117],"without":[118],"running":[119],"into":[120],"issues":[121],"data":[123],"inconsistencies":[124],"data.":[127],"presents":[131],"framework":[133],"analytical":[136],"model":[137],"evaluate":[139],"performance":[141],"proposed":[144],"protocoI.":[145]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}