{"id":"https://openalex.org/W2117355431","doi":"https://doi.org/10.1109/ccece.2011.6030530","title":"Performance-optimized FPGA implementation for the flexible triangle search block-based motion estimation algorithm","display_name":"Performance-optimized FPGA implementation for the flexible triangle search block-based motion estimation algorithm","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2117355431","doi":"https://doi.org/10.1109/ccece.2011.6030530","mag":"2117355431"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2011.6030530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2011.6030530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078161500","display_name":"R. El-Ashry","orcid":null},"institutions":[{"id":"https://openalex.org/I154023281","display_name":"British University in Egypt","ror":"https://ror.org/0066fxv63","country_code":"EG","type":"education","lineage":["https://openalex.org/I154023281"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"R. El-Ashry","raw_affiliation_strings":["Dept.of Electrical and Communication Engineering, British University in Egypt","Dept. of Electrical and Communication Engineering, British University in Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept.of Electrical and Communication Engineering, British University in Egypt","institution_ids":["https://openalex.org/I154023281"]},{"raw_affiliation_string":"Dept. of Electrical and Communication Engineering, British University in Egypt","institution_ids":["https://openalex.org/I154023281"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004723589","display_name":"Mohamed Rehan","orcid":"https://orcid.org/0009-0009-2256-9808"},"institutions":[{"id":"https://openalex.org/I154023281","display_name":"British University in Egypt","ror":"https://ror.org/0066fxv63","country_code":"EG","type":"education","lineage":["https://openalex.org/I154023281"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"M. Rehan","raw_affiliation_strings":["Dept.of Electrical and Communication Engineering, British University in Egypt","Dept. of Electrical and Communication Engineering, British University in Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept.of Electrical and Communication Engineering, British University in Egypt","institution_ids":["https://openalex.org/I154023281"]},{"raw_affiliation_string":"Dept. of Electrical and Communication Engineering, British University in Egypt","institution_ids":["https://openalex.org/I154023281"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029773639","display_name":"Hassan El Kamchouchi","orcid":null},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hassan El Kamchouchi","raw_affiliation_strings":["Dept.of Electrical and Communication Engineering, Alexandria University","Dept. of Electrical and Communication Engineering, Alexandria University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept.of Electrical and Communication Engineering, Alexandria University","institution_ids":["https://openalex.org/I84524832"]},{"raw_affiliation_string":"Dept. of Electrical and Communication Engineering, Alexandria University","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014237424","display_name":"Fayez Gebali","orcid":"https://orcid.org/0000-0001-5189-3409"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"F. Gebali","raw_affiliation_strings":["Dept.of Electrical Engineering, University of Victoria","Dept. of Electrical Engineering, University of Victoria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept.of Electrical Engineering, University of Victoria","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, University of Victoria","institution_ids":["https://openalex.org/I212119943"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.278,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.47950189,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"000640","last_page":"000643"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.852009117603302},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7621795535087585},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.759757399559021},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7381036281585693},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.5641062259674072},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5532476902008057},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5343196988105774},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5137072801589966},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.47757580876350403},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.46103930473327637},{"id":"https://openalex.org/keywords/search-algorithm","display_name":"Search algorithm","score":0.4591178297996521},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4299699366092682},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39943456649780273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38433340191841125},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11595886945724487},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11534231901168823}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.852009117603302},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7621795535087585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.759757399559021},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7381036281585693},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.5641062259674072},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5532476902008057},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5343196988105774},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5137072801589966},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.47757580876350403},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.46103930473327637},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.4591178297996521},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4299699366092682},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39943456649780273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38433340191841125},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11595886945724487},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11534231901168823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2011.6030530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2011.6030530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1481550144","https://openalex.org/W1503929165","https://openalex.org/W1576703464","https://openalex.org/W1952436568","https://openalex.org/W1974241445","https://openalex.org/W2007824914","https://openalex.org/W2039181402","https://openalex.org/W2097787789","https://openalex.org/W2099124466","https://openalex.org/W2102666101","https://openalex.org/W2120624236","https://openalex.org/W2129124963","https://openalex.org/W2132614232","https://openalex.org/W2145251738","https://openalex.org/W2170937519","https://openalex.org/W2488097972","https://openalex.org/W6629976245"],"related_works":["https://openalex.org/W2390807153","https://openalex.org/W2529830312","https://openalex.org/W2188055041","https://openalex.org/W2091427166","https://openalex.org/W1508244515","https://openalex.org/W2144377239","https://openalex.org/W2116115869","https://openalex.org/W2112620175","https://openalex.org/W2359283502","https://openalex.org/W1992336909"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,17,30,43,49,156],"performance-optimized":[4],"version":[5],"of":[6,32,52,78,94,109,151,185],"the":[7,39,79,90,95,103,110,116,121,144,148,165,172,181,186,190],"flexible":[8],"triangle":[9],"(FTS)":[10],"block-matching":[11,19],"search":[12,37,45,65],"algorithm.":[13,97,188],"The":[14,126],"FTS":[15,80,96,123,187],"is":[16,34,68,168],"fast":[18],"algorithm":[20,66],"for":[21,38,120,136],"motion":[22],"estimation":[23],"proposed":[24,127,145,166],"in":[25,42,132],"previous":[26,75,182],"work":[27],"that,":[28],"given":[29,44],"block":[31,41,157],"pixels,":[33],"used":[35,111],"to":[36,74,88,100,154,170,180],"best-matching":[40],"area":[46],"using":[47,137],"only":[48],"selected":[50],"subset":[51],"available":[53,59],"positions":[54,60],"rather":[55],"than":[56],"searching":[57],"all":[58],"as":[61],"done":[62],"by":[63,158,176,198],"full":[64],"which":[67],"computationally":[69],"very":[70],"expensive.":[71],"Further":[72],"analysis":[73],"FPGA":[76,124,183],"implementation":[77,146,184],"indicates":[81],"that":[82,143,164],"additional":[83],"parallelism":[84],"can":[85,114],"be":[86],"employed":[87],"improve":[89],"overall":[91],"processing":[92],"time":[93],"In":[98],"addition":[99],"this,":[101],"investigating":[102],"performance":[104],"bottlenecks":[105],"and":[106,134],"redesigning":[107],"some":[108],"hardware":[112],"modules":[113],"increase":[115,171],"maximum":[117,173,191],"supported":[118,174,192],"frequency":[119,175],"entire":[122],"implementation.":[125],"design":[128,167],"changes":[129],"were":[130],"implemented":[131],"VHDL":[133],"synthesized":[135],"Xilinx":[138],"virtex-5.":[139],"Simulation":[140],"results":[141,162],"indicate":[142,163],"reduced":[147],"average":[149],"number":[150],"cycles":[152],"required":[153],"process":[155],"17%.":[159],"Moreover,":[160],"synthesis":[161],"able":[169],"around":[177,199],"38%":[178],"compared":[179],"Consequently,":[189],"frame":[193],"rate":[194],"has":[195],"been":[196],"increased":[197],"66%.":[200]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}