{"id":"https://openalex.org/W2123962048","doi":"https://doi.org/10.1109/ccece.2011.6030441","title":"An optimal formulation for test scheduling network-on-chip using multiple clock rates","display_name":"An optimal formulation for test scheduling network-on-chip using multiple clock rates","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2123962048","doi":"https://doi.org/10.1109/ccece.2011.6030441","mag":"2123962048"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2011.6030441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2011.6030441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005484411","display_name":"Hassan Salamy","orcid":"https://orcid.org/0000-0003-1314-1702"},"institutions":[{"id":"https://openalex.org/I13511017","display_name":"Texas State University","ror":"https://ror.org/05h9q1g27","country_code":"US","type":"education","lineage":["https://openalex.org/I13511017"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hassan Salamy","raw_affiliation_strings":["Ingram School of Engineering, Texas State University, San Marcos, Texas, USA","Ingram School of Engineering, Texas State University, San Marcos, Texas, 78666, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ingram School of Engineering, Texas State University, San Marcos, Texas, USA","institution_ids":["https://openalex.org/I13511017"]},{"raw_affiliation_string":"Ingram School of Engineering, Texas State University, San Marcos, Texas, 78666, USA","institution_ids":["https://openalex.org/I13511017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053157522","display_name":"Haidar Harmanani","orcid":"https://orcid.org/0000-0001-5416-4383"},"institutions":[{"id":"https://openalex.org/I56306041","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37","country_code":"LB","type":"education","lineage":["https://openalex.org/I56306041"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Haidar M. Harmanani","raw_affiliation_strings":["Department of Computer Science, Lebanese American University, Byblos, Lebanon","Department of Computer Science, Lebanese American University, Byblos, 1401 2010, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Lebanese American University, Byblos, Lebanon","institution_ids":["https://openalex.org/I56306041"]},{"raw_affiliation_string":"Department of Computer Science, Lebanese American University, Byblos, 1401 2010, Lebanon","institution_ids":["https://openalex.org/I56306041"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8285,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86585962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"000215","last_page":"000218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7529035806655884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7468467950820923},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6306726932525635},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5958547592163086},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5662953853607178},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5615069270133972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4901007115840912},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4597494900226593},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4498981535434723},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4269537925720215},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4138946831226349},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4136078357696533},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3838043808937073},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3669911026954651},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19159960746765137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14005562663078308},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08873268961906433},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07028508186340332}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7529035806655884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7468467950820923},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6306726932525635},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5958547592163086},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5662953853607178},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5615069270133972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4901007115840912},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4597494900226593},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4498981535434723},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4269537925720215},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4138946831226349},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4136078357696533},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3838043808937073},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3669911026954651},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19159960746765137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14005562663078308},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08873268961906433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07028508186340332},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2011.6030441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2011.6030441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1519719839","https://openalex.org/W1572969092","https://openalex.org/W1573562958","https://openalex.org/W2031732101","https://openalex.org/W2064157431","https://openalex.org/W2099502153","https://openalex.org/W2114637081","https://openalex.org/W2132030923","https://openalex.org/W2151243068","https://openalex.org/W2151658776","https://openalex.org/W2154597023","https://openalex.org/W2160714887","https://openalex.org/W2162086806","https://openalex.org/W2164203755","https://openalex.org/W2167792321","https://openalex.org/W2169584262","https://openalex.org/W4298093392","https://openalex.org/W6631166598"],"related_works":["https://openalex.org/W4285278887","https://openalex.org/W2365237642","https://openalex.org/W2995925505","https://openalex.org/W2773399470","https://openalex.org/W3116484972","https://openalex.org/W2941986668","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592"],"abstract_inverted_index":{"With":[0],"the":[1,25,37,46,53,61,104],"growing":[2],"trend":[3],"of":[4,7,55,63,87,106],"increasing":[5],"number":[6],"cores":[8,88],"on":[9,33,41,100],"a":[10,23,31,42,90],"single":[11],"chip,":[12],"bus-based":[13],"communication":[14,39],"is":[15,28,67,97],"suffering":[16],"from":[17],"bandwidth":[18],"and":[19,48],"scalability":[20,49],"issues.":[21],"As":[22],"result,":[24],"new":[26],"approach":[27],"to":[29],"use":[30],"network":[32],"chip":[34],"(NoC)":[35],"as":[36],"main":[38],"system":[40],"SoC.":[43],"NoC":[44],"provides":[45],"flexibility":[47],"much":[50],"needed":[51],"in":[52,70,89],"era":[54],"multi-cores.":[56],"NoC-based":[57,91],"systems":[58],"also":[59],"provide":[60],"capability":[62],"multiple":[64,94],"clocking":[65],"that":[66],"widely":[68],"used":[69],"many":[71],"SoC":[72,92],"nowadays.":[73],"In":[74],"this":[75],"paper,":[76],"an":[77],"optimal":[78],"integer":[79],"linear":[80],"programming":[81],"(ILP)":[82],"solution":[83],"for":[84],"test":[85],"scheduling":[86],"using":[93],"clock":[95],"rates":[96],"presented.":[98],"Results":[99],"different":[101],"benchmarks":[102],"show":[103],"effectiveness":[105],"our":[107],"techniques.":[108]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}