{"id":"https://openalex.org/W2106668017","doi":"https://doi.org/10.1109/ccece.2009.5090313","title":"HW/SW co-design architecture exploration for VLSI maze routing","display_name":"HW/SW co-design architecture exploration for VLSI maze routing","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2106668017","doi":"https://doi.org/10.1109/ccece.2009.5090313","mag":"2106668017"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2009.5090313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2009.5090313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Canadian Conference on Electrical and Computer Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028220851","display_name":"Mahdi Elghazali","orcid":null},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Mahdi Elghazali","raw_affiliation_strings":["School of Engineering, University of Guelph, Guelph, ONT, Canada","School of Engineering, University of Guelph; ON Canada N1G 2W1"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Guelph, Guelph, ONT, Canada","institution_ids":["https://openalex.org/I79817857"]},{"raw_affiliation_string":"School of Engineering, University of Guelph; ON Canada N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027045231","display_name":"Ahmed Elhossini","orcid":"https://orcid.org/0000-0001-7389-9473"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ahmed Elhossini","raw_affiliation_strings":["School of Engineering, University of Guelph, Guelph, ONT, Canada","School of Engineering, University of Guelph; ON Canada N1G 2W1"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Guelph, Guelph, ONT, Canada","institution_ids":["https://openalex.org/I79817857"]},{"raw_affiliation_string":"School of Engineering, University of Guelph; ON Canada N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011873620","display_name":"Shawki Areibi","orcid":"https://orcid.org/0000-0003-4832-0911"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shawki Areibi","raw_affiliation_strings":["School of Engineering, University of Guelph, Guelph, ONT, Canada","School of Engineering, University of Guelph; ON Canada N1G 2W1"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Guelph, Guelph, ONT, Canada","institution_ids":["https://openalex.org/I79817857"]},{"raw_affiliation_string":"School of Engineering, University of Guelph; ON Canada N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028220851"],"corresponding_institution_ids":["https://openalex.org/I79817857"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15658067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1188","last_page":"1193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.8174203634262085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7405849695205688},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7262870073318481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6519120931625366},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6500870585441589},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6258510947227478},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5612382888793945},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4594602882862091},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45697885751724243},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4185207486152649},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08873054385185242}],"concepts":[{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.8174203634262085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7405849695205688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7262870073318481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6519120931625366},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6500870585441589},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6258510947227478},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5612382888793945},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4594602882862091},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45697885751724243},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4185207486152649},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08873054385185242}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2009.5090313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2009.5090313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Canadian Conference on Electrical and Computer Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1526797733","https://openalex.org/W1987786682","https://openalex.org/W2000468927","https://openalex.org/W2039826547","https://openalex.org/W2084428877","https://openalex.org/W2153580689","https://openalex.org/W2160533909","https://openalex.org/W4205355374","https://openalex.org/W4251076908","https://openalex.org/W4300809515"],"related_works":["https://openalex.org/W2376312311","https://openalex.org/W2354823813","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W3191008160","https://openalex.org/W2126248441","https://openalex.org/W1975283619"],"abstract_inverted_index":{"The":[0,27,79,104],"advance":[1],"in":[2,45],"FPGA":[3,32],"technology":[4],"allowed":[5],"embedding":[6],"different":[7,40,56,91],"types":[8],"of":[9,47,113,123],"resources":[10,16,28],"on":[11,30,64,101],"a":[12,19,24,75,124],"single":[13],"chip.":[14],"These":[15,66],"range":[17],"from":[18],"simple":[20],"look-up":[21],"table":[22],"to":[23,58,129],"complete":[25],"processor.":[26],"available":[29],"the":[31,85,107,110,114,120,130,139,145],"fabric":[33],"allow":[34],"building":[35],"various":[36],"hardware":[37,77,80,131],"systems":[38],"for":[39,84,93],"applications":[41],"with":[42,89,133],"several":[43],"trade-offs":[44],"terms":[46],"performance":[48,108],"and":[49,72,74,109],"power":[50,111],"consumption.":[51],"This":[52,116],"paper":[53],"proposes":[54],"six":[55],"architectures":[57,67,97],"implement":[59],"VLSI":[60],"maze":[61,86],"routing":[62,87],"algorithm":[63,88],"FPGAs.":[65],"utilize":[68],"two":[69,90],"processors":[70],"(MicroBlaze":[71],"Power-PC)":[73],"separate":[76],"accelerator.":[78],"accelerator":[81,132],"was":[82],"designed":[83],"protocols":[92],"data":[94],"transfer.":[95],"All":[96],"are":[98],"evaluated":[99],"based":[100],"seven":[102],"benchmarks.":[103],"evaluation":[105],"includes":[106],"consumption":[112],"architectures.":[115,147],"work":[117],"demonstrate":[118],"that":[119],"architecture":[121],"composed":[122],"soft-core":[125],"processor":[126],"directly":[127],"connected":[128],"fully":[134],"utilized":[135],"FIFO":[136],"channel":[137],"achieves":[138],"best":[140],"power-delay":[141],"product":[142],"among":[143],"all":[144],"investigated":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}