{"id":"https://openalex.org/W2133533967","doi":"https://doi.org/10.1109/cca.2009.5281128","title":"Energy optimization in a Network-on-Chip with dynamically reconfigurable processing nodes","display_name":"Energy optimization in a Network-on-Chip with dynamically reconfigurable processing nodes","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2133533967","doi":"https://doi.org/10.1109/cca.2009.5281128","mag":"2133533967"},"language":"en","primary_location":{"id":"doi:10.1109/cca.2009.5281128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cca.2009.5281128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Control Applications, (CCA) & Intelligent Control, (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005255540","display_name":"Jose Nunez\u2010Yanez","orcid":"https://orcid.org/0000-0002-5153-5481"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"J.L. Nunez-Yanez","raw_affiliation_strings":["department of Electronic Engineering at Bristol University, 8 1UB, UK"],"affiliations":[{"raw_affiliation_string":"department of Electronic Engineering at Bristol University, 8 1UB, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000075032","display_name":"Mohammad Hosseinabady","orcid":"https://orcid.org/0000-0003-3989-4999"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Hosseinabady","raw_affiliation_strings":["department of Electronic Engineering at Bristol University, 8 1UB, UK"],"affiliations":[{"raw_affiliation_string":"department of Electronic Engineering at Bristol University, 8 1UB, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000834774","display_name":"Atukem Nabina","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Nabina","raw_affiliation_strings":["department of Electronic Engineering at Bristol University, 8 1UB, UK"],"affiliations":[{"raw_affiliation_string":"department of Electronic Engineering at Bristol University, 8 1UB, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110318039","display_name":"Isa Zaidi","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"I. Zaidi","raw_affiliation_strings":["department of Electronic Engineering at Bristol University, 8 1UB, UK"],"affiliations":[{"raw_affiliation_string":"department of Electronic Engineering at Bristol University, 8 1UB, UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005255540"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18984203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"308","last_page":"313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8069519996643066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7531031370162964},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6359102725982666},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.6350201964378357},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5821453928947449},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5642457604408264},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4635535776615143},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4480587840080261},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4215667247772217},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4190288782119751},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3748682737350464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15538963675498962},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12379220128059387}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8069519996643066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7531031370162964},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6359102725982666},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.6350201964378357},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5821453928947449},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5642457604408264},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4635535776615143},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4480587840080261},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4215667247772217},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4190288782119751},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3748682737350464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15538963675498962},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12379220128059387},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cca.2009.5281128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cca.2009.5281128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Control Applications, (CCA) & Intelligent Control, (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2093645319","https://openalex.org/W2119677480","https://openalex.org/W2121856707","https://openalex.org/W2123184444","https://openalex.org/W2160642395"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2500205862","https://openalex.org/W2760049414","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"This":[0,94],"work":[1],"investigates":[2],"how":[3],"the":[4,22,27,30,60,65,80,87,92,100,104],"dynamic":[5,105],"reconfiguration":[6],"features":[7],"available":[8,25,31],"in":[9,26],"modern":[10],"FPGAs":[11],"can":[12,44],"be":[13],"combined":[14],"with":[15],"a":[16,37,48,54],"voltage-frequency":[17,61],"scaling":[18],"strategy":[19],"to":[20,29,52,72,98],"adapt":[21],"processing":[23,42,77],"performance":[24],"system":[28],"energy":[32],"budget.":[33],"As":[34],"defined":[35],"by":[36],"hardware":[38],"operating":[39],"system,":[40],"each":[41],"node":[43],"configure":[45],"itself":[46],"as":[47],"virtual":[49],"processor":[50,88],"able":[51],"execute":[53],"control":[55],"algorithm":[56],"that":[57,69],"will":[58],"adjust":[59],"operational":[62,82],"point":[63,83],"of":[64,107],"reconfigurable":[66],"fabric":[67,74],"so":[68],"functions":[70],"mapped":[71],"this":[73],"meet":[75],"their":[76],"deadlines.":[78],"Once":[79],"new":[81],"has":[84],"been":[85],"reached":[86],"is":[89,95],"removed":[90],"from":[91],"fabric.":[93],"then":[96],"reconfigured":[97],"implement":[99],"application-specific":[101],"logic":[102],"exploiting":[103],"nature":[106],"FPGAs.":[108]},"counts_by_year":[],"updated_date":"2026-03-21T06:30:42.041108","created_date":"2025-10-10T00:00:00"}