{"id":"https://openalex.org/W4252874685","doi":"https://doi.org/10.1109/cases.2015.7324549","title":"Quality-aware data allocation in approximate DRAM","display_name":"Quality-aware data allocation in approximate DRAM","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W4252874685","doi":"https://doi.org/10.1109/cases.2015.7324549"},"language":"en","primary_location":{"id":"doi:10.1109/cases.2015.7324549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cases.2015.7324549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066464351","display_name":"Arnab Raha","orcid":"https://orcid.org/0000-0002-8848-1069"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Arnab Raha","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046062704","display_name":"Hrishikesh Jayakumar","orcid":"https://orcid.org/0000-0001-8693-0038"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hrishikesh Jayakumar","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069898722","display_name":"Soubhagya Sutar","orcid":"https://orcid.org/0000-0003-1453-9632"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Soubhagya Sutar","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102009759","display_name":"Vijay Raghunathan","orcid":"https://orcid.org/0000-0003-4713-5386"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vijay Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066464351"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9593,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.91988319,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.93928062915802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.811396598815918},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5893619060516357},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.5522649884223938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.524722158908844},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4623037874698639},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4372979998588562},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41354331374168396},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3952100872993469},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38154852390289307},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35310354828834534},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3506211042404175},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2709012031555176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10147857666015625}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.93928062915802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.811396598815918},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5893619060516357},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.5522649884223938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.524722158908844},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4623037874698639},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4372979998588562},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41354331374168396},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3952100872993469},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38154852390289307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35310354828834534},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3506211042404175},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2709012031555176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10147857666015625},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cases.2015.7324549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cases.2015.7324549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W160030504","https://openalex.org/W1768994003","https://openalex.org/W1970426108","https://openalex.org/W1983178358","https://openalex.org/W2033982707","https://openalex.org/W2046531456","https://openalex.org/W2046826852","https://openalex.org/W2064063270","https://openalex.org/W2097243222","https://openalex.org/W2124608923","https://openalex.org/W2537002257","https://openalex.org/W3146736181","https://openalex.org/W4240237526","https://openalex.org/W6638045046","https://openalex.org/W6793257234"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W2516517078","https://openalex.org/W2161286015","https://openalex.org/W2150909864","https://openalex.org/W3146763006","https://openalex.org/W4382618825","https://openalex.org/W4211178602","https://openalex.org/W4386903460"],"abstract_inverted_index":{"Approximate":[0],"computing":[1],"is":[2,37,56,94,154,168],"an":[3,97,189],"emerging":[4],"design":[5,93],"paradigm":[6],"that":[7],"leverages":[8],"the":[9,26,52,79,108,113,126,136,147,157,213],"inherent":[10],"error":[11],"tolerance":[12],"present":[13],"in":[14,66,144,156,173,212,224,235],"many":[15],"applications":[16,186],"to":[17,25,43,170,217,230],"optimize":[18],"their":[19],"power":[20,227],"consumption":[21],"and":[22,139,165,220],"performance.":[23],"Due":[24],"forgiving":[27],"nature":[28,140],"of":[29,46,101,107,131,141,146,176,228],"these":[30],"error-resilient":[31,185],"applications,":[32],"highly":[33],"precise":[34],"input":[35],"data":[36,55,153,167],"not":[38],"always":[39],"necessary":[40],"for":[41,61,68,78,85,124],"them":[42],"produce":[44],"outputs":[45],"acceptable":[47],"quality.":[48,177,237],"This":[49],"makes":[50],"memory,":[51],"place":[53],"where":[54],"stored,":[57],"a":[58,82,87,105,129,201,209,222],"suitable":[59],"component":[60],"introducing":[62],"errors":[63,103,143],"or":[64],"approximations":[65],"return":[67],"considerable":[69],"energy":[70],"savings.":[71],"Towards":[72],"this":[73,75,117],"end,":[74],"paper":[76],"proposes,":[77],"first":[80],"time,":[81],"systematic":[83],"way":[84],"constructing":[86],"quality-aware":[88],"approximate":[89,166],"DRAM":[90,109,127,204,225],"system.":[91],"Our":[92],"based":[95,134,195],"upon":[96],"extensive":[98],"experimental":[99],"characterization":[100],"memory":[102],"as":[104],"function":[106],"refresh":[110,226],"rate.":[111],"Leveraging":[112],"insights":[114],"gathered":[115],"from":[116],"characterization,":[118],"we":[119],"propose":[120],"four":[121],"novel":[122],"strategies":[123],"partitioning":[125],"into":[128],"number":[130],"quality":[132,159],"bins":[133,171],"on":[135,183],"frequency,":[137],"location,":[138],"bit":[142],"each":[145],"physical":[148],"pages.":[149],"During":[150],"allocation,":[151],"critical":[152],"placed":[155],"highest":[158],"bin":[160],"containing":[161,200],"only":[162],"accurate":[163],"pages":[164],"allocated":[169],"sorted":[172],"descending":[174],"order":[175],"We":[178],"validate":[179],"our":[180],"proposed":[181],"scheme":[182],"several":[184],"implemented":[187],"using":[188],"Altera":[190],"Stratix":[191],"IV":[192],"GX":[193],"FPGA":[194],"Terasic":[196],"TR4-230":[197],"development":[198],"board":[199],"1GB":[202],"DDR3":[203],"module.":[205],"Experimental":[206],"results":[207],"demonstrate":[208],"significant":[210],"improvement":[211],"energy-quality":[214],"trade-off":[215],"compared":[216],"previous":[218],"work":[219],"show":[221],"reduction":[223],"up":[229],"73%":[231],"with":[232],"minimal":[233],"loss":[234],"output":[236]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}