{"id":"https://openalex.org/W4232453610","doi":"https://doi.org/10.1109/cases.2013.6662515","title":"Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies","display_name":"Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4232453610","doi":"https://doi.org/10.1109/cases.2013.6662515"},"language":"en","primary_location":{"id":"doi:10.1109/cases.2013.6662515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cases.2013.6662515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227499","display_name":"Lars Bauer","orcid":"https://orcid.org/0000-0003-0253-4594"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Bauer","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jorg Henkel","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.6139,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.83882637,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8946833610534668},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8548706769943237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7760584354400635},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.7076010704040527},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5465760231018066},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5008175373077393},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.46113455295562744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45719069242477417},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4443528354167938},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4210156798362732},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4138849675655365},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.38861599564552307},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3263919949531555},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26796022057533264},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1506776511669159},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.058294594287872314},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.05370187759399414}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8946833610534668},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8548706769943237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7760584354400635},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.7076010704040527},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5465760231018066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5008175373077393},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.46113455295562744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45719069242477417},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4443528354167938},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4210156798362732},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4138849675655365},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.38861599564552307},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3263919949531555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26796022057533264},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1506776511669159},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.058294594287872314},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.05370187759399414}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cases.2013.6662515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cases.2013.6662515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.49000000953674316,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2078901575","https://openalex.org/W2109292926","https://openalex.org/W2114542420","https://openalex.org/W2115172404","https://openalex.org/W2126112620","https://openalex.org/W2143807959","https://openalex.org/W2148797773","https://openalex.org/W2153378664","https://openalex.org/W2159908132","https://openalex.org/W4233785673","https://openalex.org/W4245045245","https://openalex.org/W6677264922"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W2020176098","https://openalex.org/W2369103246","https://openalex.org/W2539712666","https://openalex.org/W2098406302","https://openalex.org/W3085471909","https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2298260853"],"abstract_inverted_index":{"Two":[0],"key":[1],"parameters":[2,77],"that":[3,73,123],"determine":[4],"the":[5,30,61,79,83,89,105],"performance":[6],"of":[7,51,81,85],"a":[8,55,67,96],"DRAM":[9,15,21,32,38,69,91,107,119],"cache":[10,16,22,33,92,108],"based":[11],"multi-core":[12],"system":[13],"are":[14,42,124],"hit":[17],"latency":[18,110],"(HL)":[19],"and":[20,58,114,133],"miss":[23],"rate":[24],"(MR),":[25],"as":[26],"they":[27],"strongly":[28],"influence":[29],"average":[31,106],"access":[34,93,109],"latency.":[35,94],"Recently":[36],"proposed":[37,100],"set":[39,70,101,120],"mapping":[40,71,102,121],"policies":[41,53,122],"either":[43,127],"optimized":[44,125],"for":[45,48,126],"HL":[46,57,113,128],"or":[47,129],"MR.":[49],"None":[50],"these":[52],"provides":[54],"good":[56],"MR":[59,130],"at":[60],"same":[62],"time.":[63],"This":[64],"paper":[65],"presents":[66],"novel":[68],"policy":[72,103],"simultaneously":[74],"targets":[75],"both":[76,86],"with":[78],"goal":[80],"achieving":[82],"best":[84],"to":[87,117],"reduce":[88],"overall":[90],"For":[95],"16-core":[97],"system,":[98],"our":[99],"reduces":[104],"(depends":[111],"upon":[112],"MR)":[115],"compared":[116],"state-of-the-art":[118],"by":[131],"29.3%":[132],"12.1%,":[134],"respectively.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}