{"id":"https://openalex.org/W4240402635","doi":"https://doi.org/10.1109/cases.2013.6662514","title":"Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator","display_name":"Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4240402635","doi":"https://doi.org/10.1109/cases.2013.6662514"},"language":"en","primary_location":{"id":"doi:10.1109/cases.2013.6662514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cases.2013.6662514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110958290","display_name":"Lovic Gauthier","orcid":"https://orcid.org/0000-0001-6914-115X"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Lovic Gauthier","raw_affiliation_strings":["Department of Informatics, Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105757507","display_name":"Shinya Ueno","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinya Ueno","raw_affiliation_strings":["Department of Informatics, Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104034056","display_name":"Koji Inoue","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Inoue","raw_affiliation_strings":["Department of Informatics, Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8155736923217773},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.6680014133453369},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6363778114318848},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6331344842910767},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5973635911941528},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.571530282497406},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5660895109176636},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.5562114715576172},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5318046808242798},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5056264400482178},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.49828219413757324},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4673381745815277},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.46191906929016113},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.42991477251052856},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42169439792633057},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41269636154174805},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.33137941360473633},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.21336978673934937}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8155736923217773},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.6680014133453369},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6363778114318848},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6331344842910767},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5973635911941528},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.571530282497406},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5660895109176636},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.5562114715576172},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5318046808242798},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5056264400482178},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.49828219413757324},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4673381745815277},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.46191906929016113},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.42991477251052856},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42169439792633057},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41269636154174805},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.33137941360473633},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.21336978673934937}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cases.2013.6662514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cases.2013.6662514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1706382616","https://openalex.org/W1974927420","https://openalex.org/W1979940985","https://openalex.org/W1997358129","https://openalex.org/W2020818734","https://openalex.org/W2021552071","https://openalex.org/W2044558959","https://openalex.org/W2047569150","https://openalex.org/W2049875313","https://openalex.org/W2101637975","https://openalex.org/W2118513230","https://openalex.org/W2122171990","https://openalex.org/W2122636510","https://openalex.org/W2131029245","https://openalex.org/W2131135493","https://openalex.org/W2133004230","https://openalex.org/W2134058077","https://openalex.org/W2154213129","https://openalex.org/W2162528816","https://openalex.org/W2169150396","https://openalex.org/W2606963276","https://openalex.org/W3000710000","https://openalex.org/W3038803400","https://openalex.org/W4239015828","https://openalex.org/W4244452576","https://openalex.org/W4246166885","https://openalex.org/W4252192967","https://openalex.org/W6645096121"],"related_works":["https://openalex.org/W2753615087","https://openalex.org/W4243333834","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W3048967625","https://openalex.org/W2140386982","https://openalex.org/W3173984363","https://openalex.org/W2043352873","https://openalex.org/W4249130715","https://openalex.org/W1545590191"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,17,29,55,88],"hybrid":[4],"compile":[5],"and":[6,38,49,62,104,117],"run-time":[7,76],"memory":[8,18,23,47,51,81,111],"management":[9],"technique":[10,34,73],"for":[11,44,78,93],"3D-stacked":[13],"reconfigurable":[14],"accelerator":[15],"including":[16],"layer":[19,48],"composed":[20],"of":[21,58,109],"multiple":[22],"units":[24],"whose":[25],"parallel":[26],"access":[27],"allows":[28],"very":[30],"high":[31],"bandwidth.":[32],"The":[33],"inserts":[35],"allocation,":[36],"free":[37],"data":[39],"transfers":[40],"into":[41],"the":[42,46,64,72,91,107],"code":[43],"using":[45],"avoids":[50],"overflows":[52,95],"by":[53,101],"adding":[54],"limited":[56],"number":[57],"additional":[59],"copies":[60],"to":[61,87],"from":[63],"host":[65],"memory.":[66],"When":[67],"compile-time":[68],"information":[69],"is":[70,113],"lacking,":[71],"relies":[74],"on":[75,99],"decisions":[77],"controlling":[79],"these":[80],"operations.":[82],"Experiments":[83],"show":[84],"that,":[85],"compared":[86],"pessimistic":[89],"approach,":[90],"overhead":[92],"avoiding":[94],"can":[96],"be":[97],"cut":[98],"average":[100],"27%,":[102],"45%":[103],"63%":[105],"when":[106],"size":[108],"each":[110],"unit":[112],"respectively":[114],"1kB,":[115],"128kB":[116],"1MB.":[118]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}