{"id":"https://openalex.org/W7123345967","doi":"https://doi.org/10.1109/candarw68385.2025.00069","title":"Pseudo-SMT Processor with Context Cache","display_name":"Pseudo-SMT Processor with Context Cache","publication_year":2025,"publication_date":"2025-11-25","ids":{"openalex":"https://openalex.org/W7123345967","doi":"https://doi.org/10.1109/candarw68385.2025.00069"},"language":null,"primary_location":{"id":"doi:10.1109/candarw68385.2025.00069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/candarw68385.2025.00069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Thirteenth International Symposium on Computing and Networking Workshops (CANDARW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122852736","display_name":"Moyo Yanagi","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Moyo Yanagi","raw_affiliation_strings":["Keio University Kohoku-ku,Graduate School of Science and Technology,Yokohama-shi,Kanagawa,Japan,223-8852"],"affiliations":[{"raw_affiliation_string":"Keio University Kohoku-ku,Graduate School of Science and Technology,Yokohama-shi,Kanagawa,Japan,223-8852","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106172393","display_name":"Nobuyuki YAMASAKI","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuyuki Yamasaki","raw_affiliation_strings":["Keio University Kohoku-ku,Graduate School of Science and Technology,Yokohama-shi,Kanagawa,Japan,223-8852"],"affiliations":[{"raw_affiliation_string":"Keio University Kohoku-ku,Graduate School of Science and Technology,Yokohama-shi,Kanagawa,Japan,223-8852","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5122852736"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.74034604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"360","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.005499999970197678,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6245999932289124},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.6029999852180481},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5432000160217285},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.47760000824928284},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4408000111579895},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.43290001153945923},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4178999960422516},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.40470001101493835},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.37560001015663147}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8769999742507935},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6245999932289124},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.6029999852180481},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5432000160217285},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.47760000824928284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4690999984741211},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45989999175071716},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4408000111579895},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.43290001153945923},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4178999960422516},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.40470001101493835},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3772999942302704},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.37560001015663147},{"id":"https://openalex.org/C186799414","wikidata":"https://www.wikidata.org/wiki/Q3494571","display_name":"Logical address","level":4,"score":0.3702000081539154},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.34389999508857727},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.3190999925136566},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30660000443458557},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3052999973297119},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.3019999861717224},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.29919999837875366},{"id":"https://openalex.org/C21847791","wikidata":"https://www.wikidata.org/wiki/Q191081","display_name":"Logical conjunction","level":2,"score":0.27459999918937683},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.27410000562667847},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.2728999853134155},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.2727000117301941},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2630000114440918},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.25870001316070557},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/candarw68385.2025.00069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/candarw68385.2025.00069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Thirteenth International Symposium on Computing and Networking Workshops (CANDARW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,83],"paper":[1],"proposes":[2],"a":[3,14,19,30,34,49,111],"novel":[4],"Pseudo-SMT":[5,123,145],"(Simultaneous":[6],"Multithreading)":[7],"processor":[8,42,51],"for":[9,87],"real-time":[10,92,133],"systems":[11],"by":[12],"integrating":[13],"Context":[15],"Cache":[16],"(CC)":[17],"into":[18],"single-threaded":[20,50],"processor.":[21],"While":[22],"traditional":[23],"multi-threaded":[24],"processors":[25],"face":[26],"challenges":[27],"such":[28,100],"as":[29,101],"large":[31],"area":[32,46],"and":[33,72,129],"fixed":[35],"number":[36,58],"of":[37,48,56,59,118,132],"logical":[38,60,149],"cores,":[39],"our":[40],"proposed":[41,120],"maintains":[43],"the":[44,57,66,116,119,122,127,130],"low":[45],"overhead":[47,68,109],"while":[52],"enabling":[53],"dynamic":[54,97],"modification":[55],"cores.":[61,150],"The":[62],"CC":[63],"dramatically":[64],"reduces":[65],"massive":[67],"associated":[69],"with":[70,147],"memory":[71],"bus":[73],"access":[74],"during":[75],"context":[76,107],"switches,":[77],"bringing":[78],"it":[79],"close":[80],"to":[81],"zero.":[82],"feature":[84],"is":[85],"crucial":[86],"guaranteeing":[88],"time":[89],"constraints":[90],"in":[91],"systems,":[93],"especially":[94],"those":[95],"using":[96,126],"scheduling":[98],"algorithms":[99],"Earliest":[102],"Deadline":[103],"First":[104],"(EDF),":[105],"where":[106],"switching":[108],"poses":[110],"significant":[112],"challenge.":[113],"We":[114],"detail":[115],"architecture":[117],"processor,":[121],"execution":[124,146],"mechanism":[125],"CC,":[128],"acceleration":[131],"interrupt":[134],"handling.":[135],"Our":[136],"evaluation":[137],"focuses":[138],"on":[139],"demonstrating":[140],"performance":[141],"improvements":[142],"achieved":[143],"through":[144],"multiple":[148]},"counts_by_year":[],"updated_date":"2026-01-14T00:46:21.520733","created_date":"2026-01-14T00:00:00"}