{"id":"https://openalex.org/W2915415779","doi":"https://doi.org/10.1109/cahpc.2018.8645905","title":"Exploiting Compute Caches for Memory Bound Vector Operations","display_name":"Exploiting Compute Caches for Memory Bound Vector Operations","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2915415779","doi":"https://doi.org/10.1109/cahpc.2018.8645905","mag":"2915415779"},"language":"en","primary_location":{"id":"doi:10.1109/cahpc.2018.8645905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cahpc.2018.8645905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011363907","display_name":"Jo\u00e3o Vieira","orcid":"https://orcid.org/0000-0003-0038-2830"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Joao Vieira","raw_affiliation_strings":["INESC-ID, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015710714","display_name":"Nuno Roma","orcid":"https://orcid.org/0000-0003-2491-4977"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Roma","raw_affiliation_strings":["INESC-ID, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075054918","display_name":"Pedro Tom\u00e1s","orcid":"https://orcid.org/0000-0001-8083-4432"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro Tomas","raw_affiliation_strings":["INESC-ID, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique - F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique - F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088848663","display_name":"Gabriel Falc\u00e3o","orcid":"https://orcid.org/0000-0001-9805-6747"},"institutions":[{"id":"https://openalex.org/I76903346","display_name":"University of Coimbra","ror":"https://ror.org/04z8k9a98","country_code":"PT","type":"education","lineage":["https://openalex.org/I76903346"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Gabriel Falcao","raw_affiliation_strings":["Instituto de Telecomunica\u00e7oos, Universidade de Coimbra, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7oos, Universidade de Coimbra, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I76903346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011363907"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"],"apc_list":null,"apc_paid":null,"fwci":0.5049,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6535077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8745659589767456},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7725729942321777},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7445811033248901},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.7032982110977173},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5892714262008667},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4616483747959137},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.44249722361564636},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.436929851770401},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42725974321365356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3653452396392822}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8745659589767456},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7725729942321777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7445811033248901},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.7032982110977173},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5892714262008667},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4616483747959137},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.44249722361564636},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.436929851770401},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42725974321365356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3653452396392822},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cahpc.2018.8645905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cahpc.2018.8645905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W755906292","https://openalex.org/W2086112773","https://openalex.org/W2162852139","https://openalex.org/W2396622873","https://openalex.org/W2613569094","https://openalex.org/W2728529009","https://openalex.org/W2765234579","https://openalex.org/W2766073137","https://openalex.org/W2766489088","https://openalex.org/W2770435217","https://openalex.org/W4256075606","https://openalex.org/W6684067881","https://openalex.org/W6740173168"],"related_works":["https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W2078036665","https://openalex.org/W2102140193","https://openalex.org/W2001031944","https://openalex.org/W778337757","https://openalex.org/W2085237598","https://openalex.org/W2006835125","https://openalex.org/W2159870643","https://openalex.org/W1593732971"],"abstract_inverted_index":{"To":[0,71],"reduce":[1,88,132],"the":[2,19,27,47,60,68,109,113,155,158,165,168],"average":[3],"memory":[4,69],"access":[5],"time,":[6],"most":[7,58],"current":[8],"processors":[9],"make":[10],"use":[11],"of":[12,22,44,59,97,116,124,167],"a":[13,75,122,146],"multilevel":[14],"cache":[15,24,99],"subsystem.":[16],"However,":[17],"despite":[18],"proven":[20],"benefits":[21],"such":[23,32,84],"structures":[25],"in":[26,129,145,164],"resulting":[28],"throughput,":[29],"conventional":[30],"operations":[31,89,126],"as":[33,85],"copy,":[34],"simple":[35],"maps":[36],"and":[37,54,87,101,111,131,175],"reductions":[38],"still":[39],"require":[40],"moving":[41,65],"large":[42],"amounts":[43],"data":[45,66,102,106],"to":[46,104,108,120,154,173,181],"processing":[48],"cores.":[49],"This":[50],"imposes":[51],"significant":[52],"energy":[53,176],"performance":[55,162],"overheads,":[56],"with":[57,141],"execution":[61,166],"time":[62],"being":[63],"spent":[64],"across":[67],"hierarchy.":[70],"mitigate":[72],"this":[73],"problem,":[74],"Cache":[76],"Compute":[77],"System":[78],"(CCS)":[79],"that":[80],"targets":[81],"memory-bound":[82],"kernels":[83],"map":[86,130],"is":[90],"proposed.":[91],"The":[92,134],"developed":[93],"CCS":[94,135,160],"takes":[95],"advantage":[96],"long":[98],"lines":[100],"locality":[103],"avoid":[105],"transfers":[107],"processor":[110],"exploits":[112],"intrinsic":[114],"parallelism":[115],"vector":[117],"compute":[118],"units":[119],"accelerate":[121],"set":[123],"48":[125],"commonly":[127],"used":[128],"patterns.":[133],"was":[136],"validated":[137],"by":[138],"integrating":[139],"it":[140],"an":[142],"MB-Lite":[143,156],"soft-core":[144],"Xilinx":[147],"Virtex-7":[148],"VC709":[149],"Development":[150],"Board.":[151],"When":[152],"compared":[153],"core,":[157],"proposed":[159],"presents":[161],"improvements":[163],"commands":[169],"ranging":[170],"from":[171,179],"4x":[172],"408x,":[174],"efficiency":[177],"gains":[178],"6x":[180],"328x.":[182]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
