{"id":"https://openalex.org/W2140286994","doi":"https://doi.org/10.1109/cahpc.2003.1250315","title":"Exploring memory hierarchy with ArchC","display_name":"Exploring memory hierarchy with ArchC","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2140286994","doi":"https://doi.org/10.1109/cahpc.2003.1250315","mag":"2140286994"},"language":"en","primary_location":{"id":"doi:10.1109/cahpc.2003.1250315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cahpc.2003.1250315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 15th Symposium on Computer Architecture and High Performance Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041725100","display_name":"P. Viana","orcid":"https://orcid.org/0009-0004-6045-9582"},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"P. Viana","raw_affiliation_strings":["Federal University of Pernambuco, Informatics Center, Recife-PE, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pernambuco, Informatics Center, Recife-PE, Brazil","institution_ids":["https://openalex.org/I25112270"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059245199","display_name":"Edna Barros","orcid":"https://orcid.org/0000-0001-6479-3052"},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"E. Barros","raw_affiliation_strings":["Federal University of Pernambuco, Informatics Center, Recife-PE, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pernambuco, Informatics Center, Recife-PE, Brazil","institution_ids":["https://openalex.org/I25112270"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019008916","display_name":"Sandro Jos\u00e9 Rigo","orcid":"https://orcid.org/0000-0001-8140-5621"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"S. Rigo","raw_affiliation_strings":["University of Campinas, Institute of Computing, Campinas-SP, Brazil"],"affiliations":[{"raw_affiliation_string":"University of Campinas, Institute of Computing, Campinas-SP, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005402339","display_name":"Rodolfo Azevedo","orcid":"https://orcid.org/0000-0002-8803-0401"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. Azevedo","raw_affiliation_strings":["University of Campinas, Institute of Computing, Campinas-SP, Brazil"],"affiliations":[{"raw_affiliation_string":"University of Campinas, Institute of Computing, Campinas-SP, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067675731","display_name":"Guido Ara\u00fajo","orcid":"https://orcid.org/0000-0003-4869-5190"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"G. Araujo","raw_affiliation_strings":["University of Campinas, Institute of Computing, Campinas-SP, Brazil"],"affiliations":[{"raw_affiliation_string":"University of Campinas, Institute of Computing, Campinas-SP, Brazil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041725100"],"corresponding_institution_ids":["https://openalex.org/I25112270"],"apc_list":null,"apc_paid":null,"fwci":2.1127,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86765065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8334983587265015},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7358044385910034},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7046246528625488},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6798231601715088},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5941058993339539},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5690560340881348},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5371831655502319},{"id":"https://openalex.org/keywords/architecture-description-language","display_name":"Architecture description language","score":0.4903583526611328},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4763339161872864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47143688797950745},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4640086889266968},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4617386758327484},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4543227255344391},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44592487812042236},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4368763566017151},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.28906941413879395},{"id":"https://openalex.org/keywords/applications-architecture","display_name":"Applications architecture","score":0.2754640579223633},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19220983982086182},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.1685813069343567},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12266376614570618}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8334983587265015},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7358044385910034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7046246528625488},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6798231601715088},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5941058993339539},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5690560340881348},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5371831655502319},{"id":"https://openalex.org/C185245429","wikidata":"https://www.wikidata.org/wiki/Q362356","display_name":"Architecture description language","level":5,"score":0.4903583526611328},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4763339161872864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47143688797950745},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4640086889266968},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4617386758327484},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4543227255344391},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44592487812042236},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4368763566017151},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.28906941413879395},{"id":"https://openalex.org/C41065761","wikidata":"https://www.wikidata.org/wiki/Q2193309","display_name":"Applications architecture","level":4,"score":0.2754640579223633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19220983982086182},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.1685813069343567},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12266376614570618},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cahpc.2003.1250315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cahpc.2003.1250315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 15th Symposium on Computer Architecture and High Performance Computing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.472.3539","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.472.3539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.dimap.ufrn.br/~ivan/ASIC/MemHierarchyArchC.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320997","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","ror":"https://ror.org/02ddkpn78"},{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1598047736","https://openalex.org/W1967166234","https://openalex.org/W2010074783","https://openalex.org/W2043122323","https://openalex.org/W2068371654","https://openalex.org/W2100115174","https://openalex.org/W2113576345","https://openalex.org/W2120429086","https://openalex.org/W2163935347","https://openalex.org/W2166720067","https://openalex.org/W2911819491","https://openalex.org/W3123681665","https://openalex.org/W4212783130","https://openalex.org/W4247934393","https://openalex.org/W6631834939","https://openalex.org/W6675014839"],"related_works":["https://openalex.org/W4299915517","https://openalex.org/W2953333077","https://openalex.org/W2606565524","https://openalex.org/W2259158360","https://openalex.org/W2005412429","https://openalex.org/W2021535927","https://openalex.org/W2106132052","https://openalex.org/W2140286994","https://openalex.org/W2145484885","https://openalex.org/W2096506606"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,14,18,64,68,73],"cache":[3,101],"configuration":[4],"exploration":[5,71],"of":[6,38,63,72],"a":[7,21,59,89],"programmable":[8,25,75],"system,":[9],"in":[10],"order":[11],"to":[12,50,57,99],"find":[13],"best":[15],"matching":[16],"between":[17],"architecture":[19,41],"and":[20,30],"given":[22],"application.":[23],"Here,":[24],"systems":[26],"composed":[27],"by":[28],"processor":[29,52],"memories":[31],"may":[32],"be":[33],"rapidly":[34],"simulated":[35],"making":[36],"use":[37],"ArchC,":[39],"an":[40,78,83],"description":[42,62],"language":[43],"(ADL)":[44],"based":[45],"on":[46,88],"SystemC.":[47],"Initially":[48],"designed":[49],"model":[51],"architectures,":[53],"ArchC":[54],"was":[55],"extended":[56],"support":[58],"more":[60],"detailed":[61],"memory":[65,96],"subsystem,":[66],"allowing":[67],"design":[69],"space":[70],"whole":[74],"system.":[76],"As":[77],"example,":[79],"it":[80],"is":[81],"shown":[82],"image":[84],"processing":[85],"application,":[86],"running":[87],"SPARC-V8":[90],"processor-based":[91],"architecture,":[92],"which":[93],"had":[94],"its":[95],"organization":[97],"adjusted":[98],"minimize":[100],"misses.":[102]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}