{"id":"https://openalex.org/W2025849674","doi":"https://doi.org/10.1109/cadcg.2009.5246907","title":"Fast placement for large-scale hierarchical FPGAs","display_name":"Fast placement for large-scale hierarchical FPGAs","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2025849674","doi":"https://doi.org/10.1109/cadcg.2009.5246907","mag":"2025849674"},"language":"en","primary_location":{"id":"doi:10.1109/cadcg.2009.5246907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cadcg.2009.5246907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101839097","display_name":"Hui Dai","orcid":"https://orcid.org/0000-0001-5024-559X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hui Dai","raw_affiliation_strings":["EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034755987","display_name":"Jinian Bian","orcid":"https://orcid.org/0000-0002-4322-1503"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinian Bian","raw_affiliation_strings":["EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"EDA Laboratory, Department of Computer Sci. & Tech., Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA laboratory, Dept. of Computer Sci. & Tech. Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101839097"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08629155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"190","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8725243806838989},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7438069581985474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.731843113899231},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7298581600189209},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6501664519309998},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6065055131912231},{"id":"https://openalex.org/keywords/placer-mining","display_name":"Placer mining","score":0.5106542706489563},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4388969838619232},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.42530357837677},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4234691858291626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28206562995910645},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26089006662368774},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.23181238770484924},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1926589012145996},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1718982458114624}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8725243806838989},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7438069581985474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.731843113899231},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7298581600189209},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6501664519309998},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6065055131912231},{"id":"https://openalex.org/C43592290","wikidata":"https://www.wikidata.org/wiki/Q12148490","display_name":"Placer mining","level":2,"score":0.5106542706489563},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4388969838619232},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.42530357837677},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4234691858291626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28206562995910645},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26089006662368774},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.23181238770484924},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1926589012145996},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1718982458114624},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cadcg.2009.5246907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cadcg.2009.5246907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W157066402","https://openalex.org/W1980129108","https://openalex.org/W2035470297","https://openalex.org/W2076639376","https://openalex.org/W2100412947","https://openalex.org/W2103869040","https://openalex.org/W2104451751","https://openalex.org/W2111359499","https://openalex.org/W2114871550","https://openalex.org/W2133898167","https://openalex.org/W2135606070","https://openalex.org/W2139637699","https://openalex.org/W2146969179","https://openalex.org/W2169333805","https://openalex.org/W2173471405","https://openalex.org/W4231171283","https://openalex.org/W4248014820","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2885708866","https://openalex.org/W1875577501","https://openalex.org/W1968931833","https://openalex.org/W4245174233","https://openalex.org/W2122425352","https://openalex.org/W108855261","https://openalex.org/W2098132017","https://openalex.org/W4244167835","https://openalex.org/W2031837447","https://openalex.org/W4238593108"],"abstract_inverted_index":{"In":[0],"this":[1,21],"paper,":[2],"we":[3],"propose":[4],"a":[5,12,28,40],"fast":[6],"placer":[7,45,59],"for":[8,80],"FPGA":[9,16,49],"placement":[10,50],"on":[11],"new":[13,44],"commercial":[14],"hierarchical":[15],"device.":[17],"The":[18,43],"novelty":[19],"of":[20,27],"research":[22],"lies":[23],"in":[24,78],"the":[25,57,63,81],"application":[26],"multilevel":[29],"V-shape":[30],"optimization":[31],"flow":[32],"including":[33],"an":[34],"architecture":[35],"related":[36],"cluster":[37],"process":[38],"and":[39],"constructive":[41],"placement.":[42],"can":[46,60],"handle":[47],"large-scale":[48],"problem":[51],"quickly.":[52],"Experimental":[53],"results":[54],"show":[55],"that":[56],"proposed":[58],"further":[61],"reduced":[62],"wirelength":[64],"average":[65],"28.3%":[66],"compared":[67],"with":[68],"simulated":[69],"annealing":[70],"based":[71],"tool":[72],"while":[73],"achieving":[74],"near":[75],"5X":[76],"speedup":[77],"runtime":[79],"five":[82],"largest":[83],"MCNC":[84],"benchmarks.":[85]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}