{"id":"https://openalex.org/W2009550325","doi":"https://doi.org/10.1109/cadcg.2009.5246855","title":"An approach to synthesis delay semantics in VHDL","display_name":"An approach to synthesis delay semantics in VHDL","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2009550325","doi":"https://doi.org/10.1109/cadcg.2009.5246855","mag":"2009550325"},"language":"en","primary_location":{"id":"doi:10.1109/cadcg.2009.5246855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cadcg.2009.5246855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062836728","display_name":"Lixin Cheng","orcid":"https://orcid.org/0000-0002-2711-6041"},"institutions":[{"id":"https://openalex.org/I151727225","display_name":"Harbin Engineering University","ror":"https://ror.org/03x80pn82","country_code":"CN","type":"education","lineage":["https://openalex.org/I151727225"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"lixin Cheng","raw_affiliation_strings":["Computer Science and Technology College, Harbin Engineering University, Harbin, China","Computer Science and Technology College, Harbin Engineering of Technology, Harbin, China"],"affiliations":[{"raw_affiliation_string":"Computer Science and Technology College, Harbin Engineering University, Harbin, China","institution_ids":["https://openalex.org/I151727225"]},{"raw_affiliation_string":"Computer Science and Technology College, Harbin Engineering of Technology, Harbin, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034755987","display_name":"Jinian Bian","orcid":"https://orcid.org/0000-0002-4322-1503"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"jinian Bian","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023316000","display_name":"yunyun Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I151727225","display_name":"Harbin Engineering University","ror":"https://ror.org/03x80pn82","country_code":"CN","type":"education","lineage":["https://openalex.org/I151727225"]},{"id":"https://openalex.org/I4210135457","display_name":"Harbin Science and Technology Bureau","ror":"https://ror.org/03qdcb993","country_code":"CN","type":"government","lineage":["https://openalex.org/I4210135457"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"yunyun Liu","raw_affiliation_strings":["Network Information Center, Harbin Engineering University, Harbin, China","Network Information Center, Harbin Engineering of Technology, Harbin, China"],"affiliations":[{"raw_affiliation_string":"Network Information Center, Harbin Engineering University, Harbin, China","institution_ids":["https://openalex.org/I151727225"]},{"raw_affiliation_string":"Network Information Center, Harbin Engineering of Technology, Harbin, China","institution_ids":["https://openalex.org/I4210135457"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062836728"],"corresponding_institution_ids":["https://openalex.org/I151727225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07814504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"492","last_page":"496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7684543132781982},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6890335083007812},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.643754780292511},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6040951609611511},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5447205305099487},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.5425518155097961},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4781557023525238},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.46648457646369934},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3759964108467102},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.33075737953186035},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3302859663963318},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2348197102546692},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17271187901496887},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09891617298126221}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7684543132781982},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6890335083007812},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.643754780292511},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6040951609611511},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5447205305099487},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.5425518155097961},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4781557023525238},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.46648457646369934},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3759964108467102},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.33075737953186035},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3302859663963318},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2348197102546692},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17271187901496887},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09891617298126221},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cadcg.2009.5246855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cadcg.2009.5246855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1554572266","https://openalex.org/W2093842169","https://openalex.org/W2104511190","https://openalex.org/W2109697164","https://openalex.org/W2131065168","https://openalex.org/W2166493682","https://openalex.org/W3022721758"],"related_works":["https://openalex.org/W59945861","https://openalex.org/W4247178515","https://openalex.org/W1981284526","https://openalex.org/W2097236935","https://openalex.org/W3002976045","https://openalex.org/W2120935739","https://openalex.org/W2123535323","https://openalex.org/W1492116303","https://openalex.org/W1903431847","https://openalex.org/W2142012722"],"abstract_inverted_index":{"The":[0,60,158],"detailed":[1],"timing":[2,25,38,109,128,137,147,169],"information":[3,26,129],"obtained":[4],"from":[5],"design":[6,139,182],"iteration":[7],"can":[8,130,141,155,162,178,184],"only":[9],"be":[10,66,131,142,156,163,179,185],"added":[11],"into":[12],"synthesis":[13,21,121,150,176],"process":[14,177],"manually.":[15],"A":[16,86],"new":[17,52],"strategy":[18],"for":[19,94],"automatic":[20],"of":[22,35,122],"backing":[23,36,126],"marked":[24,37,127],"is":[27,45,55,82,89],"presented":[28,56,90,115],"in":[29,43,47,57,91,116,138,175],"this":[30,58,92,117],"paper.":[31,59,118],"As":[32],"the":[33,40,71,95,120,125,135,146,172,181],"carrier":[34],"information,":[39],"delay":[41,61,67,123,159],"statements":[42,62,160],"VHDL":[44],"synthesized":[46,132,143],"scheduling":[48,53,96],"process.":[49],"And":[50],"a":[51,164],"algorithm":[54,97],"are":[63,113],"considered":[64],"to":[65,98,167],"time":[68,77],"constraints":[69],"by":[70],"algorithm.":[72],"Scheduling":[73],"data":[74,79],"structure:":[75],"DTC_DFG(delay":[76],"constrained":[78],"flow":[80],"graph)":[81],"constructed":[83],"and":[84,103,134,152],"scheduled.":[85],"heuristic":[87],"method":[88],"paper":[93],"jump":[99],"out":[100],"local":[101],"optimization":[102,106],"reach":[104],"global":[105],"under":[107],"polynomial":[108],"complexity.":[110],"Experimental":[111],"results":[112],"also":[114],"With":[119],"statements,":[124],"automatically,":[133],"behavioral":[136],"source":[140],"directly,":[144],"thus":[145,171],"consistency":[148],"between":[149],"result":[151,154],"simulation":[153],"improved.":[157],"then":[161],"convenient":[165],"means":[166],"set":[168],"constraints,":[170],"manual":[173],"interruption":[174],"decreased;":[180],"efficiency":[183],"improved":[186],"greatly.":[187]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}