{"id":"https://openalex.org/W2532002741","doi":"https://doi.org/10.1109/bmas.2010.6156593","title":"Hierarchical generation of pin accurate SystemC models based on RF circuit schematics","display_name":"Hierarchical generation of pin accurate SystemC models based on RF circuit schematics","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2532002741","doi":"https://doi.org/10.1109/bmas.2010.6156593","mag":"2532002741"},"language":"en","primary_location":{"id":"doi:10.1109/bmas.2010.6156593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2010.6156593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100398604","display_name":"Yifan Wang","orcid":"https://orcid.org/0009-0001-7914-5952"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yifan Wang","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009546648","display_name":"Zhimiao Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zhimiao Chen","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100398604"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62281517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9657573103904724},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7944182753562927},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.790741503238678},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6989009380340576},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.6222224235534668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45598793029785156},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4494471549987793},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4434587359428406},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37886926531791687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20235300064086914},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1662059724330902},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10098147392272949}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9657573103904724},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7944182753562927},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.790741503238678},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6989009380340576},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.6222224235534668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45598793029785156},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4494471549987793},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4434587359428406},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37886926531791687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20235300064086914},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1662059724330902},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10098147392272949}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/bmas.2010.6156593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2010.6156593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:128958","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/128958","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2010 IEEE international behavioral modeling and simulation conference (bmas 2010)<br/>Institute of Electrical and Electronics Engineers International behavioral modeling and simulation conference, BMAS 2010, San Jose, CA, USA, 2010-09-23 - 2010-09-24","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1965612527","https://openalex.org/W2040897845","https://openalex.org/W2103089145","https://openalex.org/W2105799861","https://openalex.org/W2116962939","https://openalex.org/W2122882943","https://openalex.org/W2145106197","https://openalex.org/W2170136833","https://openalex.org/W2182757287","https://openalex.org/W2546162210","https://openalex.org/W4236846038","https://openalex.org/W6681643200"],"related_works":["https://openalex.org/W2007493856","https://openalex.org/W2393030453","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W4238487776","https://openalex.org/W2133071611","https://openalex.org/W81604946","https://openalex.org/W1482369452","https://openalex.org/W4300851787","https://openalex.org/W2097593007"],"abstract_inverted_index":{"This":[0,23],"paper":[1],"presents":[2],"a":[3,18,60,65,70],"method":[4,24,55],"to":[5,58,99,127],"generate":[6],"pin":[7,93],"accurate":[8,94],"SystemC":[9,78,95,116],"models":[10,79,96,117],"based":[11,21,42],"on":[12,43],"the":[13,26,31,35,44,50,77,85,89,115,122,136],"RF":[14,71],"circuit":[15,51],"schematics,":[16],"using":[17,40],"SKILL":[19],"[1]":[20],"routine.":[22],"addresses":[25],"verification":[27,110],"and":[28,109,125],"modeling":[29],"of":[30,76],"analog/RF":[32],"circuits":[33],"in":[34,69,111],"event":[36],"driven":[37],"digital":[38],"domain":[39],"SystemC,":[41],"same":[45],"data":[46,130],"base":[47],"created":[48],"by":[49,83],"designer.":[52],"The":[53,74,92],"proposed":[54],"was":[56],"employed":[57],"model":[59],"specific":[61],"test":[62],"case,":[63],"comprising":[64],"phase":[66],"locked":[67],"loop":[68],"receiver":[72],"chain.":[73],"reliability":[75],"have":[80],"been":[81],"proven":[82],"comparing":[84],"simulation":[86,123],"results":[87],"with":[88,132],"Verilog-AMS(wreal)":[90],"models.":[91],"were":[97],"found":[98],"be":[100],"well":[101],"suited":[102],"for":[103],"top":[104],"down":[105],"design,":[106],"virtual":[107],"prototyping":[108],"SoC":[112],"implementation.":[113],"Additionally,":[114],"are":[118],"very":[119],"efficient":[120],"regarding":[121],"speed":[124],"flexibility":[126],"pass":[128],"abstract":[129],"types":[131],"real":[133],"numbers":[134],"through":[135],"ports.":[137]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}