{"id":"https://openalex.org/W2534266460","doi":"https://doi.org/10.1109/bmas.2010.6156590","title":"Automatic stress effects computation based on a layout generation tool for analog IC","display_name":"Automatic stress effects computation based on a layout generation tool for analog IC","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2534266460","doi":"https://doi.org/10.1109/bmas.2010.6156590","mag":"2534266460"},"language":"en","primary_location":{"id":"doi:10.1109/bmas.2010.6156590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2010.6156590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00749921","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000663865","display_name":"St\u00e9phanie Youssef","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Stephanie Youssef","raw_affiliation_strings":["LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060202206","display_name":"Damien Dupuis","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Damien Dupuis","raw_affiliation_strings":["LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086820986","display_name":"Ramy Iskander","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ramy Iskander","raw_affiliation_strings":["LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105754770","display_name":"Marie-Minerve Louerat","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marie-Minerve Louerat","raw_affiliation_strings":["LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Universit\u00e9 Pierre et Marie-Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.4451,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64536657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7975250482559204},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7009607553482056},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6329530477523804},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.5518277287483215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5505035519599915},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.5470172166824341},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5248294472694397},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5082945227622986},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4148833453655243},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4102499485015869},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2338155210018158},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22837993502616882},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22594791650772095},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12318110466003418},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1104997992515564},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08738398551940918}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7975250482559204},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7009607553482056},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6329530477523804},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.5518277287483215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5505035519599915},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.5470172166824341},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5248294472694397},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5082945227622986},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4148833453655243},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4102499485015869},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2338155210018158},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22837993502616882},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22594791650772095},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12318110466003418},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1104997992515564},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08738398551940918},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/bmas.2010.6156590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2010.6156590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00749921v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00749921","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2010 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2010), Sep 2010, San Jose, CA, United States. pp.7-12, ⟨10.1109/BMAS.2010.6156590⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00749921v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00749921","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2010 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2010), Sep 2010, San Jose, CA, United States. pp.7-12, ⟨10.1109/BMAS.2010.6156590⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1501443680","https://openalex.org/W1566916904","https://openalex.org/W1578747603","https://openalex.org/W1597620877","https://openalex.org/W1967216216","https://openalex.org/W1969216012","https://openalex.org/W2009846273","https://openalex.org/W2027255749","https://openalex.org/W2036759094","https://openalex.org/W2097345923","https://openalex.org/W2100529161","https://openalex.org/W2107793705","https://openalex.org/W2108362137","https://openalex.org/W2116989584","https://openalex.org/W2118456109","https://openalex.org/W2148808647","https://openalex.org/W2151269391","https://openalex.org/W2155220114","https://openalex.org/W2163318360","https://openalex.org/W2166359146","https://openalex.org/W3021620047","https://openalex.org/W3140034169","https://openalex.org/W4230144696","https://openalex.org/W4238577093","https://openalex.org/W6677766680"],"related_works":["https://openalex.org/W2148267608","https://openalex.org/W2126311241","https://openalex.org/W2144789955","https://openalex.org/W2147392939","https://openalex.org/W2113058922","https://openalex.org/W1706204896","https://openalex.org/W2031341053","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W2136396860"],"abstract_inverted_index":{"This":[0],"paper":[1],"studies":[2],"the":[3,6,21,63,84,87],"matching":[4],"and":[5,44,55,69],"stress":[7,33,70],"effect":[8,34],"problems":[9],"that":[10],"appear":[11],"in":[12,72],"deep":[13],"submicron":[14],"CMOS":[15,25,75],"technologies.":[16],"These":[17],"effects":[18,71],"significantly":[19],"affect":[20],"electrical":[22],"behavior":[23],"of":[24,86],"transistors.":[26],"We":[27,47,60],"propose":[28],"a":[29,52,56],"method":[30,50],"to":[31,51,66],"compute":[32],"parameters":[35],"resulting":[36],"from":[37],"different":[38,78],"layout":[39],"styles":[40],"such":[41],"as":[42],"interdigitated":[43],"symmetrical":[45],"styles.":[46],"apply":[48],"this":[49],"transistor":[53,67],"device":[54,79],"differential":[57],"pair":[58],"device.":[59],"also":[61],"quantify":[62],"errors":[64],"due":[65],"folding":[68],"65":[73],"nm":[74],"technology":[76],"for":[77],"layouts.":[80],"The":[81],"results":[82],"show":[83],"effectiveness":[85],"proposed":[88],"method.":[89]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}