{"id":"https://openalex.org/W2162855453","doi":"https://doi.org/10.1109/bmas.2009.5338893","title":"Analog behavior refinement in system centric modeling","display_name":"Analog behavior refinement in system centric modeling","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2162855453","doi":"https://doi.org/10.1109/bmas.2009.5338893","mag":"2162855453"},"language":"en","primary_location":{"id":"doi:10.1109/bmas.2009.5338893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2009.5338893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031509645","display_name":"Yaseen Zaidi","orcid":"https://orcid.org/0000-0002-9735-8855"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Yaseen Zaidi","raw_affiliation_strings":["University of Technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103027575","display_name":"Christoph Grimm","orcid":"https://orcid.org/0000-0002-5930-7563"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Christoph Grimm","raw_affiliation_strings":["University of Technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084589828","display_name":"Jan Haase","orcid":"https://orcid.org/0000-0003-3021-9217"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Jan Haase","raw_affiliation_strings":["University of Technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031509645"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.268,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61864647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2008","issue":null,"first_page":"31","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9607056379318237},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.8499106168746948},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8238092660903931},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5357256531715393},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.44809722900390625},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4332921504974365},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4226384460926056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4199420213699341},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39517295360565186},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.376992404460907},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.164783775806427},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13587641716003418}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9607056379318237},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.8499106168746948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8238092660903931},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5357256531715393},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.44809722900390625},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4332921504974365},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4226384460926056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4199420213699341},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39517295360565186},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.376992404460907},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.164783775806427},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13587641716003418},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/bmas.2009.5338893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2009.5338893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.157.1407","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.1407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W17208835","https://openalex.org/W53399449","https://openalex.org/W566385658","https://openalex.org/W1484174243","https://openalex.org/W1645067881","https://openalex.org/W2092527074","https://openalex.org/W2126173506","https://openalex.org/W2132149622","https://openalex.org/W2133825750","https://openalex.org/W2136476208","https://openalex.org/W2157561706","https://openalex.org/W2546162210","https://openalex.org/W2889444793","https://openalex.org/W4239229050","https://openalex.org/W6602145362","https://openalex.org/W6754258242"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W4232281993","https://openalex.org/W2097331811","https://openalex.org/W2119788505","https://openalex.org/W2366950178","https://openalex.org/W1981924702","https://openalex.org/W1525398417","https://openalex.org/W4256575154","https://openalex.org/W1550409889","https://openalex.org/W4238487776"],"abstract_inverted_index":{"SoC":[0],"designs":[1],"consisting":[2],"of":[3,35],"analog,":[4],"digital,":[5],"mixed":[6],"signal,":[7],"RF":[8],"and":[9,56,97],"software":[10],"blocks":[11],"are":[12,86],"commonplace.":[13],"SystemC":[14,30,67],"AMS":[15,31,68],"offers":[16],"the":[17,49,109],"potential":[18],"for":[19,24,79],"a":[20,63],"unified":[21],"modeling":[22],"approach":[23],"such":[25],"systems":[26],"through":[27],"executable":[28],"specification.":[29],"uses":[32],"different":[33],"Models":[34],"Computation":[36],"to":[37,52,65,89],"gain":[38],"simulation":[39,77],"performance,":[40],"most":[41],"notably":[42],"by":[43],"abstracting":[44],"timing":[45],"information":[46],"which":[47],"demands":[48],"simulator":[50],"solvers":[51,73,85],"be":[53],"fast,":[54],"fair":[55],"simple.":[57],"In":[58],"this":[59],"paper":[60],"we":[61],"present":[62],"method":[64],"fortify":[66],"extensions":[69],"with":[70],"commercial":[71],"analog":[72],"while":[74],"maintaining":[75],"adequate":[76],"speed":[78],"an":[80],"overall":[81],"system":[82,103],"simulation.":[83],"These":[84],"more":[87],"exact":[88],"describe":[90],"specific":[91],"circuit":[92],"behavior":[93],"in":[94],"nonlinear":[95],"conditions":[96],"wide":[98],"time":[99],"ranges.":[100],"An":[101],"example":[102],"is":[104],"also":[105],"presented":[106],"that":[107],"implements":[108],"proposed":[110],"scheme.":[111]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}