{"id":"https://openalex.org/W2122882943","doi":"https://doi.org/10.1109/bmas.2009.5338892","title":"Event driven analog modeling for the verification of PLL frequency synthesizers","display_name":"Event driven analog modeling for the verification of PLL frequency synthesizers","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2122882943","doi":"https://doi.org/10.1109/bmas.2009.5338892","mag":"2122882943"},"language":"en","primary_location":{"id":"doi:10.1109/bmas.2009.5338892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2009.5338892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100398536","display_name":"Yifan Wang","orcid":"https://orcid.org/0000-0001-7462-2679"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]},{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT","DE"],"is_corresponding":true,"raw_author_name":"Yifan Wang","raw_affiliation_strings":["Integrated Analog Circuits, RWTH Aachen University, Germany","Vienna University of Technology (TU Wien) , Austria"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Vienna University of Technology (TU Wien) , Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013886085","display_name":"Christoph Van-Meersbergen","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]},{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Christoph Van-Meersbergen","raw_affiliation_strings":["Integrated Analog Circuits, RWTH Aachen University, Germany","Vienna University of Technology (TU Wien) , Austria"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Vienna University of Technology (TU Wien) , Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028315319","display_name":"Hans-Werner Groh","orcid":null},"institutions":[{"id":"https://openalex.org/I41121874","display_name":"Heilbronn University","ror":"https://ror.org/04g5gcg95","country_code":"DE","type":"education","lineage":["https://openalex.org/I41121874"]},{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Werner Groh","raw_affiliation_strings":["Atmel Automotive GmbH, Heilbronn, Germany","Integrated Analog Circuits, Sommerfeldstrasse 24, RWTH Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Atmel Automotive GmbH, Heilbronn, Germany","institution_ids":["https://openalex.org/I41121874"]},{"raw_affiliation_string":"Integrated Analog Circuits, Sommerfeldstrasse 24, RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]},{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Integrated Analog Circuits, RWTH Aachen University, Germany","Vienna University of Technology (TU Wien) , Austria"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Vienna University of Technology (TU Wien) , Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100398536"],"corresponding_institution_ids":["https://openalex.org/I145847075","https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.9137,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.77873722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7545747756958008},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6777064800262451},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6444517374038696},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5874367952346802},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.5649992227554321},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5270607471466064},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5164201855659485},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4692777395248413},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4562666416168213},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4535071849822998},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.42171692848205566},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22162005305290222},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20375320315361023},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0870848298072815}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7545747756958008},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6777064800262451},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6444517374038696},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5874367952346802},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.5649992227554321},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5270607471466064},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5164201855659485},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4692777395248413},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4562666416168213},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4535071849822998},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.42171692848205566},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22162005305290222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20375320315361023},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0870848298072815},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/bmas.2009.5338892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2009.5338892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:99990","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/99990","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"BMAS 2009: Proceedings of the 2009 IEEE International Behavioral Modeling and Simulation Workshop : San Jose, California, September 17-18, 2009 / [IEEE sponsors: Circuit and Systems Society, Santa Clara Valley Cricuits and Systems Society ; corporate sponsors: Cadence Design System]<br/>2009 IEEE International Behavioral Modeling and Simulation Workshop, BMAS 2009, San Jose, CA, USA, 2009-09-17 - 2009-09-18","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W62259716","https://openalex.org/W146784561","https://openalex.org/W1775840686","https://openalex.org/W1996827617","https://openalex.org/W2056856558","https://openalex.org/W2102716462","https://openalex.org/W2108324407","https://openalex.org/W2132543899","https://openalex.org/W2136304047","https://openalex.org/W2160797709","https://openalex.org/W2161029861","https://openalex.org/W2169252675","https://openalex.org/W2546162210","https://openalex.org/W4236245190","https://openalex.org/W4254499708","https://openalex.org/W6605992514"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2021767931","https://openalex.org/W2376421545","https://openalex.org/W2544336511","https://openalex.org/W2374761771","https://openalex.org/W2354027044"],"abstract_inverted_index":{"The":[0,21,75,100,128],"focus":[1],"of":[2,16,81,93,134],"this":[3],"work":[4],"is":[5,47,98,103],"to":[6,50,66],"provide":[7],"a":[8,107,132,135],"efficient":[9],"modeling":[10,25,76,119],"approach":[11,26,77,102,137],"for":[12,71,86,138],"the":[13,28,42,57,61,82,87,94],"functional":[14],"verification":[15,73,88,136],"complex":[17],"analog":[18,24,39,62,95],"frequency":[19,53,58,96,112],"synthesizers.":[20],"event":[22],"driven":[23],"uses":[27],"double":[29],"precision":[30],"data":[31],"type":[32],"wreal":[33],"(supported":[34],"by":[35],"VerilogAMS),":[36],"that":[37],"enables":[38],"accuracy":[40,84],"in":[41,56,64],"digital":[43,126],"simulation":[44,69],"domain.":[45],"It":[46],"therefore":[48],"possible":[49],"separate":[51],"high":[52],"signal":[54,141],"paths":[55],"synthesizers":[59,97],"from":[60],"domain,":[63],"order":[65],"archive":[67],"higher":[68],"efficiency":[70],"fast":[72],"purposes.":[74],"and":[78,114,124],"an":[79],"investigation":[80],"necessary":[83],"requirements":[85],"including":[89],"phase":[90,122],"noise":[91],"performances":[92],"presented.":[99],"proposed":[101],"demonstrated":[104],"on":[105],"baseof":[106],"sub":[108],"micron":[109],"CMOS":[110],"Fractional-N":[111],"synthesizer":[113],"compared":[115],"with":[116,131],"different":[117],"traditional":[118],"approaches,":[120],"like":[121],"model":[123],"pure":[125],"model.":[127],"paper":[129],"concludes":[130],"proposal":[133],"RF":[139],"mixed":[140],"systems.":[142]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}