{"id":"https://openalex.org/W2004954594","doi":"https://doi.org/10.1109/bmas.2009.5338888","title":"AMS static voltage level check","display_name":"AMS static voltage level check","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2004954594","doi":"https://doi.org/10.1109/bmas.2009.5338888","mag":"2004954594"},"language":"en","primary_location":{"id":"doi:10.1109/bmas.2009.5338888","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2009.5338888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111487785","display_name":"Marcelo Silva","orcid":"https://orcid.org/0009-0008-6081-5902"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Marcelo Silva","raw_affiliation_strings":["SiRF Technology, Inc, 217 DevCon Dr, San Jose Ca, 95112, USA"],"affiliations":[{"raw_affiliation_string":"SiRF Technology, Inc, 217 DevCon Dr, San Jose Ca, 95112, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111487785"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07577701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6775383949279785},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6420862674713135},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6003705263137817},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5127288103103638},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49451228976249695},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46916016936302185},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.46639248728752136},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.44100239872932434},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4157879054546356},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4073891341686249},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39733240008354187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.388746976852417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24137797951698303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23859575390815735}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6775383949279785},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6420862674713135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6003705263137817},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5127288103103638},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49451228976249695},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46916016936302185},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.46639248728752136},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.44100239872932434},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4157879054546356},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4073891341686249},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39733240008354187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.388746976852417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24137797951698303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23859575390815735},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/bmas.2009.5338888","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2009.5338888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2012531322","https://openalex.org/W2785900585","https://openalex.org/W2353730437","https://openalex.org/W2490303674","https://openalex.org/W2609066826","https://openalex.org/W2810752900","https://openalex.org/W3186538219","https://openalex.org/W2365677836","https://openalex.org/W2115579119","https://openalex.org/W2017236304"],"abstract_inverted_index":{"This":[0,121],"paper":[1],"and":[2,18,110,126,137],"presentation":[3],"describes":[4],"a":[5,55,69,107],"methodology":[6],"for":[7,16,28,95],"checking":[8],"multi":[9],"voltage":[10,33,96,135],"levels":[11,34],"on":[12,46],"multiple":[13],"power":[14],"domains":[15],"analog":[17],"mixed":[19],"signal":[20],"circuits.":[21],"Traditional":[22],"AMS":[23,81,84],"verification":[24,60,119],"does":[25],"not":[26],"account":[27],"electrical":[29],"characteristics":[30],"such":[31],"as":[32,128],"in":[35,58],"any":[36],"connection":[37],"between":[38],"two":[39],"discrete":[40],"ports.":[41],"Such":[42],"flows":[43],"only":[44],"focus":[45],"the":[47,51,59,62,117,124],"functionality":[48],"aspect":[49],"of":[50,64],"verification.":[52],"That":[53],"leaves":[54],"major":[56],"hole":[57],"process,":[61],"result":[63],"which":[65],"can":[66,90],"lead":[67],"to":[68,93,112,116,132],"non-functional":[70],"chip":[71],"or":[72],"future":[73],"reliability":[74],"problems":[75],"with":[76],"that":[77],"chip.":[78],"With":[79],"proper":[80],"discipline":[82,87],"planning,":[83],"designer":[85],"block":[86],"resolution":[88],"(BDR)":[89],"be":[91],"applied":[92],"check":[94],"mismatches":[97],"statically":[98],"(zero":[99],"time":[100,142],"simulation)":[101],"at":[102],"elaboration":[103],"time.":[104],"It":[105],"is":[106],"very":[108],"efficient":[109],"easy":[111],"add":[113],"additional":[114],"step":[115,122],"functional":[118],"approach.":[120],"increases":[123],"coverage":[125],"serves":[127],"an":[129],"important":[130],"tool":[131],"help":[133],"address":[134],"mismatch":[136],"reach":[138],"silicon":[139],"success":[140],"first":[141],"round.":[143]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}