{"id":"https://openalex.org/W2539857200","doi":"https://doi.org/10.1109/bmas.2008.4751243","title":"Issues on View Switching for RF SoC Verification","display_name":"Issues on View Switching for RF SoC Verification","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2539857200","doi":"https://doi.org/10.1109/bmas.2008.4751243","mag":"2539857200"},"language":"en","primary_location":{"id":"doi:10.1109/bmas.2008.4751243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2008.4751243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100398570","display_name":"Yifan Wang","orcid":"https://orcid.org/0000-0002-6719-5063"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yifan Wang","raw_affiliation_strings":["Integrated Analog Circuits, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, Aachen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061941371","display_name":"Stefan Joeres","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]},{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Joeres","raw_affiliation_strings":["Integrated Analog Circuits, RWTH, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, RWTH, Aachen, Germany","institution_ids":["https://openalex.org/I4210124274","https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["Integrated Analog Circuits, RWTH, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, RWTH, Aachen, Germany","institution_ids":["https://openalex.org/I4210124274","https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Integrated Analog Circuits, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits, Aachen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100398570"],"corresponding_institution_ids":["https://openalex.org/I4210124274"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.23576129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"72","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.776082456111908},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.677951455116272},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.5373465418815613},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.49229753017425537},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.49163132905960083},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.47683683037757874},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.47662246227264404},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4734444320201874},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.4698841869831085},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4551633596420288},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4418710470199585},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42979907989501953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4275195002555847},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4231640100479126},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4229840636253357},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4208534061908722},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41329193115234375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3736974596977234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30408304929733276},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1743258237838745},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1558840274810791},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14084887504577637},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11228099465370178},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10170534253120422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.776082456111908},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.677951455116272},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.5373465418815613},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.49229753017425537},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.49163132905960083},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.47683683037757874},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.47662246227264404},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4734444320201874},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.4698841869831085},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4551633596420288},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4418710470199585},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42979907989501953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4275195002555847},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4231640100479126},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4229840636253357},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4208534061908722},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41329193115234375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3736974596977234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30408304929733276},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1743258237838745},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1558840274810791},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14084887504577637},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11228099465370178},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10170534253120422},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/bmas.2008.4751243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bmas.2008.4751243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Behavioral Modeling and Simulation Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:98264","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/98264","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"BMAS 2008 : proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop : San Jose, California, September 25-26, 2008<br/>IEEE International Behavioral Modeling and Simulation Workshop, BMAS 2008, San Jose, USA, 2008-09-25 - 2008-09-26","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1487169898","https://openalex.org/W2040897845","https://openalex.org/W2052225753","https://openalex.org/W2546162210","https://openalex.org/W4236245190"],"related_works":["https://openalex.org/W2063218591","https://openalex.org/W2351705582","https://openalex.org/W3179204154","https://openalex.org/W2044903879","https://openalex.org/W2393030453","https://openalex.org/W2359402975","https://openalex.org/W2391022620","https://openalex.org/W2364850565","https://openalex.org/W4252858011","https://openalex.org/W2167813198"],"abstract_inverted_index":{"The":[0,37],"main":[1],"focus":[2],"of":[3,10,106],"this":[4],"work":[5],"is":[6],"the":[7,43,54,57,64,88,107,111,117],"functional":[8],"verification":[9,34,92],"radio":[11],"frequency":[12],"systems":[13],"on":[14,53],"chip":[15],"(RF":[16],"SoCs).":[17],"Different":[18],"modeling":[19,25,51,77],"approaches,":[20],"like":[21,74],"baseband":[22],"modeling,":[23,29,80],"analog":[24,79],"and":[26,30,39,78,110],"event":[27,75],"driven":[28,76],"their":[31],"applications":[32],"for":[33,87,91,102,116],"are":[35,61,81,94],"discussed.":[36,62],"possibilities":[38],"problems":[40],"to":[41,47],"use":[42],"Hierarchy":[44],"Editor":[45],"(HED)":[46],"switch":[48],"between":[49,69],"different":[50,70],"approaches":[52],"fly":[55],"in":[56,83],"top":[58],"level":[59],"schematic":[60],"Especially":[63],"cross":[65],"domain":[66],"connectivity":[67],"issues":[68],"model":[71],"abstraction":[72],"levels,":[73],"described":[82],"detail.":[84],"Some":[85],"suggestions":[86],"circuit":[89],"partitioning":[90],"purposes":[93],"given.":[95],"This":[96],"paper":[97],"concludes":[98],"with":[99],"a":[100,103],"suggestion":[101],"possible":[104],"extension":[105],"Verilog":[108],"HDL":[109],"connect":[112],"module":[113],"insertion":[114],"algorithm":[115],"EDA":[118],"industry.":[119]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}