{"id":"https://openalex.org/W2795195794","doi":"https://doi.org/10.1109/biocas.2017.8325221","title":"A novel multiplier design for data rendering","display_name":"A novel multiplier design for data rendering","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2795195794","doi":"https://doi.org/10.1109/biocas.2017.8325221","mag":"2795195794"},"language":"en","primary_location":{"id":"doi:10.1109/biocas.2017.8325221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2017.8325221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046444041","display_name":"M. Rashid","orcid":null},"institutions":[{"id":"https://openalex.org/I201799495","display_name":"Middle East Technical University","ror":"https://ror.org/014weej12","country_code":"TR","type":"education","lineage":["https://openalex.org/I201799495"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"M. Rashid","raw_affiliation_strings":["Sustainable Environment and Energy Systems, Middle East Technical University, G\u00fczelyurt, Mersin 10, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sustainable Environment and Energy Systems, Middle East Technical University, G\u00fczelyurt, Mersin 10, Turkey","institution_ids":["https://openalex.org/I201799495"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055415632","display_name":"Ali Muhtaro\u011flu","orcid":"https://orcid.org/0000-0001-8986-2587"},"institutions":[{"id":"https://openalex.org/I201799495","display_name":"Middle East Technical University","ror":"https://ror.org/014weej12","country_code":"TR","type":"education","lineage":["https://openalex.org/I201799495"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"A. Muhtaroglu","raw_affiliation_strings":["Department of Electrical-Electronics Engineering, Middle East Technical University, G\u00fczelyurt, Mersin 10, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical-Electronics Engineering, Middle East Technical University, G\u00fczelyurt, Mersin 10, Turkey","institution_ids":["https://openalex.org/I201799495"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201799495"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20730558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7527042627334595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7250455617904663},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5149065256118774},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5049670338630676},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.4781114459037781},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46643662452697754},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45561182498931885},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.44835716485977173},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4312753975391388},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3668588399887085},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3656628429889679},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3336859941482544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25508809089660645},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21773147583007812},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1610538363456726},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09692221879959106},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0944494903087616}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7527042627334595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7250455617904663},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5149065256118774},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5049670338630676},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.4781114459037781},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46643662452697754},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45561182498931885},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.44835716485977173},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4312753975391388},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3668588399887085},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3656628429889679},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3336859941482544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25508809089660645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21773147583007812},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1610538363456726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09692221879959106},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0944494903087616},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/biocas.2017.8325221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2017.8325221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1557297774","https://openalex.org/W1571837316","https://openalex.org/W1629453396","https://openalex.org/W1834244558","https://openalex.org/W1838197491","https://openalex.org/W1983849809","https://openalex.org/W2103490953","https://openalex.org/W2128061800","https://openalex.org/W2129774788","https://openalex.org/W2141849037","https://openalex.org/W2152216926","https://openalex.org/W2164944506","https://openalex.org/W2264994164","https://openalex.org/W2540075958"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W2558163707","https://openalex.org/W3037574826"],"abstract_inverted_index":{"Data":[0],"rendering":[1],"through":[2],"an":[3],"inner":[4,23,128],"product":[5,24,129,143,151],"processor":[6],"is":[7,17,80,85,184,200],"commonly":[8],"performed":[9],"in":[10,22,68,154],"medical":[11],"imaging":[12],"and":[13,33,36,57,107,146,168,172],"surgical":[14],"simulators.":[15],"Multiplication":[16],"a":[18,196],"fundamental":[19],"arithmetic":[20],"operation":[21],"processors.":[25],"Compression":[26],"of":[27,39,47,77,91,105,119,126],"intermediate":[28],"results":[29,133,192],"involves":[30],"many":[31],"computations,":[32],"defines":[34],"power":[35,108,141],"delay":[37,106,142,150],"limitations":[38],"the":[40,89,120,127,187,203],"multiplier.":[41],"This":[42],"paper":[43],"compares":[44],"compression":[45],"performance":[46],"our":[48,78,82,163],"newly":[49],"proposed":[50,59,164],"hybrid-ABACUS":[51,136],"multiplier":[52],"against":[53],"standard":[54,157],"Wallace":[55,61,158,178],"tree":[56,159],"recently":[58],"hybrid":[60,83,177],"tree,":[62,179],"using":[63],"Dual-Pass":[64],"Logic":[65],"design":[66,79,137,165],"style":[67],"180nm":[69],"CMOS":[70],"technology":[71],"for":[72,102],"all.":[73],"A":[74],"notable":[75],"distinction":[76],"that":[81,135],"approach":[84],"not":[86],"limited":[87],"to":[88,122,176],"use":[90],"counters":[92,96],"alone.":[93],"Wider":[94],"saturated":[95,100],"are":[97],"intermixed":[98],"with":[99,156],"compressors":[101],"global":[103],"optimization":[104],"dissipation.":[109],"New":[110],"evaluation":[111],"criteria":[112],"have":[113],"also":[114],"been":[115],"introduced":[116],"as":[117],"part":[118],"comparison":[121,155],"capture":[123],"key":[124],"attributes":[125],"processor.":[130],"Circuit":[131],"simulation":[132],"show":[134],"has":[138],"9.6%":[139],"better":[140,148],"or":[144,152],"PDP":[145,171],"20.3%":[147],"energy":[149],"EDP":[153,173],"approach.":[160],"In":[161],"addition,":[162],"yields":[166],"37.2%":[167],"55.8%":[169],"improved":[170],"respectively,":[174],"compared":[175],"if":[180,195],"ripple":[181],"carry":[182,197],"adder":[183,199],"used":[185,201],"at":[186,202],"final":[188,204],"addition":[189],"stage.":[190,205],"These":[191],"improve":[193],"further":[194],"look-ahead":[198]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}