{"id":"https://openalex.org/W2530519012","doi":"https://doi.org/10.1109/biocas.2016.7833820","title":"A multi-core reconfigurable architecture for ultra-low power bio-signal analysis","display_name":"A multi-core reconfigurable architecture for ultra-low power bio-signal analysis","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2530519012","doi":"https://doi.org/10.1109/biocas.2016.7833820","mag":"2530519012"},"language":"en","primary_location":{"id":"doi:10.1109/biocas.2016.7833820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2016.7833820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/220721","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013694271","display_name":"Loris Duch","orcid":"https://orcid.org/0000-0001-6081-9294"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Loris Duch","raw_affiliation_strings":["EPFL, Embedded Systems Laboratory, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Embedded Systems Laboratory, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056014186","display_name":"Soumya Basu","orcid":"https://orcid.org/0000-0002-5912-6324"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Soumya Basu","raw_affiliation_strings":["EPFL, Embedded Systems Laboratory, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Embedded Systems Laboratory, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031172310","display_name":"Rub\u00e9n Braojos","orcid":"https://orcid.org/0000-0002-6383-5318"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ruben Braojos","raw_affiliation_strings":["EPFL, Embedded Systems Laboratory, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Embedded Systems Laboratory, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["EPFL, Embedded Systems Laboratory, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Embedded Systems Laboratory, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044467469","display_name":"Giovanni Ansaloni","orcid":"https://orcid.org/0000-0002-8940-3775"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni Ansaloni","raw_affiliation_strings":["Universit\u00e0 della Svizzera Italiana, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 della Svizzera Italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001362973","display_name":"Laura Pozzi","orcid":"https://orcid.org/0000-0003-1083-8782"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Laura Pozzi","raw_affiliation_strings":["Universit\u00e0 della Svizzera Italiana, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 della Svizzera Italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5013694271"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.8766,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75211696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"416","last_page":"419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7943309545516968},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7658867239952087},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7037835121154785},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6549910306930542},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6299017667770386},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5218892693519592},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4826850891113281},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4752193093299866},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.460021436214447},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4519946873188019},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4284246563911438},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4172735810279846},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3533850610256195},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2928125262260437},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1493401825428009},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14512068033218384},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1129448413848877}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7943309545516968},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7658867239952087},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7037835121154785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6549910306930542},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6299017667770386},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5218892693519592},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4826850891113281},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4752193093299866},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.460021436214447},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4519946873188019},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4284246563911438},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4172735810279846},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3533850610256195},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2928125262260437},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1493401825428009},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14512068033218384},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1129448413848877},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/biocas.2016.7833820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2016.7833820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:220721","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/220721","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:220721","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/220721","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W201652765","https://openalex.org/W1649101858","https://openalex.org/W1998441272","https://openalex.org/W2031155522","https://openalex.org/W2083896236","https://openalex.org/W2098740348","https://openalex.org/W2099086364","https://openalex.org/W2106922178","https://openalex.org/W2116304229","https://openalex.org/W2117385926","https://openalex.org/W2119098002","https://openalex.org/W2120707894","https://openalex.org/W2122708981","https://openalex.org/W2131496831","https://openalex.org/W2134626539","https://openalex.org/W2134669304","https://openalex.org/W2138911811","https://openalex.org/W2153185479","https://openalex.org/W4233320709","https://openalex.org/W4246166885","https://openalex.org/W4252370083","https://openalex.org/W6677478911","https://openalex.org/W6679802474"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,23,29,53,68,107],"novel":[4],"computing":[5],"architecture":[6,84],"devoted":[7],"to":[8,79,89,102,106],"the":[9,38,42,61,80],"ultra-low":[10],"power":[11],"analysis":[12],"of":[13,41,60,87,100],"multiple":[14],"bio-signals.":[15],"Its":[16],"structure":[17],"comprises":[18],"several":[19],"processors":[20,75],"interfaced":[21],"with":[22,104],"shared":[24],"acceleration":[25],"resource,":[26],"implemented":[27],"as":[28],"Coarse":[30],"Grained":[31],"Reconfigurable":[32],"Array":[33],"(CGRA).":[34],"The":[35,57,83],"CGRA":[36,114],"supports":[37],"efficient":[39],"execution":[40],"computationally":[43],"intensive":[44],"kernels":[45,95],"present":[46],"in":[47],"this":[48],"application":[49],"domain,":[50],"while":[51],"requiring":[52],"low":[54],"reconfiguration":[55],"overhead.":[56],"run-time":[58],"behavior":[59],"resulting":[62],"heterogeneous":[63],"system":[64],"is":[65],"orchestrated":[66],"by":[67],"light-weight":[69],"hardware":[70],"mechanism,":[71],"which":[72,110],"concurrently":[73],"synchronizes":[74],"and":[76,96],"regulates":[77],"access":[78],"reconfigurable":[81],"accelerator.":[82],"achieves":[85],"speed-ups":[86],"up":[88,101],"11\u00d7":[90],"on":[91],"different":[92],"bio-signal":[93],"processing":[94],"system-level":[97],"energy":[98],"savings":[99],"18.6%,":[103],"respect":[105],"multi-core":[108],"platform,":[109],"does":[111],"not":[112],"feature":[113],"acceleration.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}