{"id":"https://openalex.org/W2582499625","doi":"https://doi.org/10.1109/biocas.2016.7833783","title":"A 14.9\u03bcW analog front-end with capacitively-coupled instrumentation amplifier and 14-bit SAR ADC for epilepsy diagnosis system","display_name":"A 14.9\u03bcW analog front-end with capacitively-coupled instrumentation amplifier and 14-bit SAR ADC for epilepsy diagnosis system","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2582499625","doi":"https://doi.org/10.1109/biocas.2016.7833783","mag":"2582499625"},"language":"en","primary_location":{"id":"doi:10.1109/biocas.2016.7833783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2016.7833783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062367470","display_name":"Xiaolin Yang","orcid":"https://orcid.org/0000-0001-9900-528X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaolin Yang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hang Zhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066353712","display_name":"Menglian Zhao","orcid":"https://orcid.org/0000-0002-2500-2892"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Menglian Zhao","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hang Zhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059441327","display_name":"Yangtao Dong","orcid":"https://orcid.org/0000-0001-9565-4688"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangtao Dong","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hang Zhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100677577","display_name":"Xiaobo Wu","orcid":"https://orcid.org/0000-0002-1068-5934"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaobo Wu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hang Zhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5062367470"],"corresponding_institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.6838,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.72537642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7836602926254272},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6819890737533569},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6432408690452576},{"id":"https://openalex.org/keywords/instrumentation-amplifier","display_name":"Instrumentation amplifier","score":0.6146373152732849},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5774681568145752},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.5282071232795715},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45013678073883057},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4468124508857727},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.43797701597213745},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41441646218299866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4015452563762665},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.3373485207557678},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3102419972419739},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27638715505599976},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.20538398623466492},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.13871610164642334}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7836602926254272},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6819890737533569},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6432408690452576},{"id":"https://openalex.org/C89123640","wikidata":"https://www.wikidata.org/wiki/Q1523756","display_name":"Instrumentation amplifier","level":5,"score":0.6146373152732849},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5774681568145752},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.5282071232795715},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45013678073883057},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4468124508857727},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.43797701597213745},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41441646218299866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4015452563762665},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.3373485207557678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3102419972419739},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27638715505599976},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.20538398623466492},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.13871610164642334},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/biocas.2016.7833783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2016.7833783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2050352276","https://openalex.org/W2052276427","https://openalex.org/W2109472370","https://openalex.org/W2147498826","https://openalex.org/W2180753016"],"related_works":["https://openalex.org/W2019044074","https://openalex.org/W2742212520","https://openalex.org/W2744701634","https://openalex.org/W2381412985","https://openalex.org/W4247909714","https://openalex.org/W1988799405","https://openalex.org/W4391311879","https://openalex.org/W2113213298","https://openalex.org/W2079771749","https://openalex.org/W2566648942"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"analog":[4],"front-end":[5],"architecture":[6],"with":[7,64,126],"capacitively-coupled":[8],"instrumentation":[9,35],"amplifier":[10,36],"and":[11,67,85,106,109,151],"14":[12],"bit":[13],"low":[14,40],"power":[15,68,142],"SAR":[16,58,121,155],"ADC.":[17,91,156],"It":[18],"is":[19,31,70,73,117,144],"implemented":[20],"in":[21,33,57,83],"a":[22,39,60],"0.18":[23],"\u03bcm":[24],"Global":[25],"Foundry":[26],"CMOS":[27],"technology.":[28],"Chopping":[29],"technique":[30],"employed":[32],"the":[34,55,76,80,88,96,99,120,135,140,149,154],"to":[37,50,53,78,113],"sustain":[38],"input-referred":[41],"noise":[42],"level":[43],"(1.2\u03bcV":[44],"<sub":[45],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[46],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">RMS</sub>":[47],"from":[48],"0.3Hz":[49],"500Hz).":[51],"Additionally,":[52],"compensate":[54],"non-linearity":[56],"ADC,":[59],"digital":[61],"calibration":[62],"method":[63],"minimum":[65],"area":[66],"penalty":[69],"proposed,":[71],"which":[72],"realized":[74],"by":[75],"LSB-branches":[77],"digitalize":[79],"mismatch":[81],"errors":[82],"MSB-branches":[84],"compensated":[86],"at":[87,130],"output":[89],"of":[90,102,111,138,148,153],"Simulation":[92],"results":[93],"show":[94],"that":[95],"IA":[97],"has":[98],"variable":[100],"gain":[101,116],"128,":[103],"64,":[104],"42":[105],"32":[107],"respectively,":[108],"bandwidth":[110],"1.4kHz":[112],"7.4kHz":[114],"when":[115],"32,":[118],"while":[119],"ADC":[122],"achieves":[123],"84.2dB":[124],"SNDR":[125],"equivalent":[127],"13.7":[128],"ENOBs":[129],"10kS/s":[131],"sampling":[132],"rate.":[133],"With":[134],"supply":[136],"voltage":[137],"1.8V,":[139],"total":[141],"consumption":[143],"14.92\u03bcW":[145],"including":[146],"4.62\u03bcW":[147],"CCIA":[150],"10.3\u03bcW":[152]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}