{"id":"https://openalex.org/W2335601635","doi":"https://doi.org/10.1109/biocas.2014.6981815","title":"ESL design of customizable real-time neuron networks","display_name":"ESL design of customizable real-time neuron networks","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2335601635","doi":"https://doi.org/10.1109/biocas.2014.6981815","mag":"2335601635"},"language":"en","primary_location":{"id":"doi:10.1109/biocas.2014.6981815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2014.6981815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Biomedical Circuits and Systems Conference (BioCAS) Proceedings","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051210983","display_name":"Martijn van Eijk","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Martijn van Eijk","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021063453","display_name":"Carlo Galuzzi","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Carlo Galuzzi","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019444861","display_name":"Amir Zjajo","orcid":"https://orcid.org/0000-0002-0716-8186"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amir Zjajo","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030588527","display_name":"Georgios Smaragdos","orcid":"https://orcid.org/0000-0001-7969-9827"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Georgios Smaragdos","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077785373","display_name":"Christos Strydis","orcid":"https://orcid.org/0000-0002-0935-9322"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Christos Strydis","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041082811","display_name":"Ren\u00e9 van Leuken","orcid":"https://orcid.org/0000-0003-0638-7595"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Rene van Leuken","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5051210983"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.638,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75727218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"671","last_page":"674"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7694311141967773},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7441754937171936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7041597366333008},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.6326226592063904},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5199998021125793},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47061899304389954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43004098534584045},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33969199657440186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32601577043533325},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2342054545879364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08354169130325317},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06723615527153015}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7694311141967773},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7441754937171936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7041597366333008},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6326226592063904},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5199998021125793},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47061899304389954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43004098534584045},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33969199657440186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32601577043533325},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2342054545879364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08354169130325317},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06723615527153015},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/biocas.2014.6981815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2014.6981815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Biomedical Circuits and Systems Conference (BioCAS) Proceedings","raw_type":"proceedings-article"},{"id":"pmh:eur:oai:pure.eur.nl:publications/63c4900e-0526-4323-bbfb-b9ac45dcf17e","is_oa":false,"landing_page_url":"https://pure.eur.nl/en/publications/63c4900e-0526-4323-bbfb-b9ac45dcf17e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE 2014 Biomedical Circuits and Systems Conference, BioCAS 2014 - Proceedings, 671 - 674","raw_type":"info:eu-repo/semantics/conferencepaper"},{"id":"pmh:oai:researchbank.swinburne.edu.au:53057c84-64e1-4f53-b702-ddf6d48ce2a4/1","is_oa":false,"landing_page_url":"http://hdl.handle.net/1959.3/449561","pdf_url":null,"source":{"id":"https://openalex.org/S4306401157","display_name":"Swinburne Research Bank (Swinburne University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I57093077","host_organization_name":"Swinburne University of Technology","host_organization_lineage":["https://openalex.org/I57093077"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2014 IEEE Biomedical Circuits and Systems Conference (BioCAS), Lausanne, Switzerland, 22-24 October 2014, pp. 671-674","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1542782021","https://openalex.org/W1985940938","https://openalex.org/W2065773795","https://openalex.org/W2122965263","https://openalex.org/W2169074879","https://openalex.org/W6684738955"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2085828379"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,24,31,51,55,61,80,84,123],"design":[6,26,85],"and":[7,34,66,73,89],"implementation":[8],"of":[9,48,57,104],"an":[10,16,58,67],"Inferior-Olivary":[11],"Nucleus":[12],"(ION)":[13],"network":[14,32,69,103],"on":[15,91],"FPGA":[17,96],"device.":[18,97],"Compared":[19],"with":[20],"existing":[21,36],"neuron":[22],"networks,":[23],"proposed":[25],"allows":[27,119],"to":[28,44,120],"easily":[29],"customize":[30],"topology":[33],"implement":[35],"as":[37,39],"well":[38],"ad-hoc":[40],"topologies,":[41],"in":[42,75,111],"order":[43],"explore":[45],"different":[46],"levels":[47],"connectivities":[49],"between":[50],"cells.":[52],"Starting":[53],"from":[54],"model":[56,62],"ION":[59,68,106],"cell,":[60],"has":[63,70,86],"been":[64,71,87],"optimized":[65],"designed":[72],"implemented":[74],"multiple":[76],"steps.":[77],"By":[78],"using":[79,114],"Xilinx":[81],"Vivado":[82],"Suite,":[83],"synthesized":[88],"mapped":[90],"a":[92,102],"Virtex":[93],"7":[94],"XC7VX550T":[95],"Experimental":[98],"results":[99],"show":[100],"that":[101],"48":[105],"cells":[107],"can":[108],"be":[109],"simulated":[110],"brain":[112],"real-time":[113],"double":[115],"floating-point":[116],"arithmetic,":[117],"which":[118],"precisely":[121],"simulate":[122],"network's":[124],"behavior.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}