{"id":"https://openalex.org/W2086603174","doi":"https://doi.org/10.1109/biocas.2012.6418412","title":"Neuron array with plastic synapses and programmable dendrites","display_name":"Neuron array with plastic synapses and programmable dendrites","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2086603174","doi":"https://doi.org/10.1109/biocas.2012.6418412","mag":"2086603174"},"language":"en","primary_location":{"id":"doi:10.1109/biocas.2012.6418412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2012.6418412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101840472","display_name":"S. Ramakrishnan","orcid":"https://orcid.org/0000-0001-5506-1570"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ramakrishnan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040453854","display_name":"Richard Wunderlich","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Wunderlich","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":3.2985,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.93145955,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"17","issue":null,"first_page":"400","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8269152641296387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6937803626060486},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6119856238365173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5866923332214355},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4947454631328583},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4887580871582031},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4334748387336731},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.341755211353302},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3297466039657593},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30620139837265015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28386786580085754},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23046818375587463},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14813944697380066},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11352890729904175}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8269152641296387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6937803626060486},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6119856238365173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5866923332214355},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4947454631328583},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4887580871582031},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4334748387336731},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.341755211353302},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3297466039657593},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30620139837265015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28386786580085754},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23046818375587463},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14813944697380066},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11352890729904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/biocas.2012.6418412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/biocas.2012.6418412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Biomedical Circuits and Systems Conference (BioCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1243663029","https://openalex.org/W1763296052","https://openalex.org/W1818823255","https://openalex.org/W2025519935","https://openalex.org/W2032832574","https://openalex.org/W2052023028","https://openalex.org/W2068633781","https://openalex.org/W2081986990","https://openalex.org/W2087058693","https://openalex.org/W2091354315","https://openalex.org/W2099836898","https://openalex.org/W2151687324","https://openalex.org/W4212952892","https://openalex.org/W6667482437"],"related_works":["https://openalex.org/W2986579802","https://openalex.org/W3108691306","https://openalex.org/W4389237622","https://openalex.org/W2166309310","https://openalex.org/W4385753159","https://openalex.org/W4200152843","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W2065289416","https://openalex.org/W1977304091"],"abstract_inverted_index":{"We":[0,34,56],"describe":[1],"a":[2,36],"novel":[3],"neuromorphic":[4],"chip":[5,37,68],"that":[6,23,38],"models":[7],"neurons":[8,58],"for":[9,28,41,53,71,80,90],"efficient":[10],"computation.":[11],"Traditional":[12],"architectures":[13],"of":[14,19,87],"neuron":[15],"array":[16],"chips":[17],"consist":[18],"large":[20],"scale":[21],"systems":[22],"are":[24],"interfaced":[25],"with":[26,50,59],"AER":[27,40],"implementing":[29],"intra-":[30],"or":[31],"inter-chip":[32,42],"connectivity.":[33,55],"present":[35],"uses":[39,45],"communication":[43],"but":[44],"fast,":[46],"reconfigurable":[47],"FPGA-style":[48],"routing":[49],"local":[51],"memory":[52],"intra-chip":[54],"model":[57],"biologically":[60],"realistic":[61],"channel":[62],"models,":[63],"synapses":[64],"and":[65,75],"dendrites.":[66],"This":[67],"is":[69],"suitable":[70],"small-scale":[72],"network":[73],"simulations":[74],"can":[76],"also":[77],"be":[78],"used":[79],"sequence":[81],"detection,":[82],"utilizing":[83],"directional":[84],"selectivity":[85],"properties":[86],"dendrites,":[88],"ultimately":[89],"use":[91],"in":[92],"word":[93],"recognition.":[94]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}