{"id":"https://openalex.org/W2804599974","doi":"https://doi.org/10.1109/atsip.2018.8364454","title":"FFT implementation and optimization on FPGA","display_name":"FFT implementation and optimization on FPGA","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2804599974","doi":"https://doi.org/10.1109/atsip.2018.8364454","mag":"2804599974"},"language":"en","primary_location":{"id":"doi:10.1109/atsip.2018.8364454","is_oa":false,"landing_page_url":"https://doi.org/10.1109/atsip.2018.8364454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074948824","display_name":"Tarek Belabed","orcid":"https://orcid.org/0000-0001-6356-0601"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Tarek Belabed","raw_affiliation_strings":["National School of Engineering, University of Sousse"],"affiliations":[{"raw_affiliation_string":"National School of Engineering, University of Sousse","institution_ids":["https://openalex.org/I8636806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015425217","display_name":"Sabeur Jemmali","orcid":"https://orcid.org/0000-0001-9971-9135"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Sabeur Jemmali","raw_affiliation_strings":["Laboratory of Advanced Technology and Intelligent Systems, ENISO University of Sousse"],"affiliations":[{"raw_affiliation_string":"Laboratory of Advanced Technology and Intelligent Systems, ENISO University of Sousse","institution_ids":["https://openalex.org/I8636806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018714474","display_name":"Chokri Souani","orcid":"https://orcid.org/0000-0002-8987-3582"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Chokri Souani","raw_affiliation_strings":["Higher Institute of Applied Sciences and Technology, University of Sousse"],"affiliations":[{"raw_affiliation_string":"Higher Institute of Applied Sciences and Technology, University of Sousse","institution_ids":["https://openalex.org/I8636806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074948824"],"corresponding_institution_ids":["https://openalex.org/I8636806"],"apc_list":null,"apc_paid":null,"fwci":0.8312,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.72913925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8275022506713867},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7909674644470215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7796546220779419},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6530385613441467},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5814231038093567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5082454085350037},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4578510522842407},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.45144814252853394},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4299035668373108},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.42138671875},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.42085781693458557},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3863633871078491},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3184911608695984},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19409975409507751}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8275022506713867},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7909674644470215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7796546220779419},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6530385613441467},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5814231038093567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5082454085350037},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4578510522842407},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.45144814252853394},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4299035668373108},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42138671875},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.42085781693458557},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3863633871078491},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3184911608695984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19409975409507751}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/atsip.2018.8364454","is_oa":false,"landing_page_url":"https://doi.org/10.1109/atsip.2018.8364454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:orbi.umons.ac.be:20.500.12907/21746","is_oa":false,"landing_page_url":"https://orbi.umons.ac.be/handle/20.500.12907/21746","pdf_url":null,"source":{"id":"https://openalex.org/S7407055454","display_name":"ORBi UMONS","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP), Sousse, Tunisia [TN], 2018","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1885706698","https://openalex.org/W2013598750","https://openalex.org/W2030972780","https://openalex.org/W2031991003","https://openalex.org/W2049928955","https://openalex.org/W2061171222","https://openalex.org/W2070179689","https://openalex.org/W2321668618","https://openalex.org/W2499085508","https://openalex.org/W2501354465","https://openalex.org/W2730839619","https://openalex.org/W2770501719","https://openalex.org/W3147354744","https://openalex.org/W6653803666","https://openalex.org/W6662953828","https://openalex.org/W6668167990"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W3008382851","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2079568287"],"abstract_inverted_index":{"Nowadays,":[0],"the":[1,4,20,31,37,46,49,77,81,86,97,101,105,115,125,129],"development":[2],"of":[3,10,22,33,45,80,108,114],"Fast":[5],"Fourier":[6],"Transform":[7],"(FFT)":[8],"remains":[9],"a":[11,90,121],"great":[12],"importance":[13],"due":[14],"to":[15,103],"its":[16,65,70,73],"substantial":[17],"role":[18],"in":[19,134],"field":[21],"signal":[23],"processing":[24],"and":[25,72,128,131],"imagery.":[26],"This":[27],"latter":[28],"still":[29],"attracts":[30],"attention":[32],"several":[34],"researchers":[35],"around":[36],"globe.":[38],"In":[39],"this":[40],"paper,":[41],"an":[42,62],"optimized":[43],"design":[44],"FFT":[47],"using":[48,61,120,138],"radix-2":[50],"algorithm,":[51],"32":[52],"point":[53],"is":[54],"proposed.":[55],"The":[56,111],"developed":[57],"architecture":[58,117],"was":[59,94,118,136],"implemented":[60],"FPGA":[63,82],"regarding":[64],"flexibility":[66],"as":[67,69],"well":[68],"parallelism":[71],"computational":[74],"speed.":[75],"Though,":[76],"material":[78],"resources":[79],"are":[83],"limited,":[84],"particularly":[85],"integrated":[87],"DSP":[88],"blocks,":[89],"new":[91],"calculation":[92],"approach":[93],"introduced":[95],"during":[96],"VHDL":[98,135],"description":[99],"with":[100],"aim":[102],"reduce":[104],"necessary":[106],"number":[107],"multiplication":[109],"operation.":[110],"experimental":[112],"validation":[113],"adopted":[116],"realized":[119,137],"Virtex":[122],"6,":[123],"where":[124],"numerical":[126],"synthesis":[127],"post":[130],"route":[132],"described":[133],"ISE":[139],"Design":[140],"Suite":[141],"14.7.":[142]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-08T08:50:53.379069","created_date":"2025-10-10T00:00:00"}