{"id":"https://openalex.org/W4408443117","doi":"https://doi.org/10.1109/ats64447.2024.10915501","title":"A Testability Improvement Method of Combinational Circuits Based on the SDC Conditions","display_name":"A Testability Improvement Method of Combinational Circuits Based on the SDC Conditions","publication_year":2024,"publication_date":"2024-12-17","ids":{"openalex":"https://openalex.org/W4408443117","doi":"https://doi.org/10.1109/ats64447.2024.10915501"},"language":"en","primary_location":{"id":"doi:10.1109/ats64447.2024.10915501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039060245","display_name":"Yang Zeng","orcid":"https://orcid.org/0000-0002-4568-9847"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Zeng","raw_affiliation_strings":["Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050097039","display_name":"Xiaole Cui","orcid":"https://orcid.org/0000-0002-3382-3703"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaole Cui","raw_affiliation_strings":["Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34706155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9684000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9684000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.913100004196167,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8307549953460693},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7359781265258789},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6499176025390625},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4782385230064392},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4630681574344635},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4604305624961853},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32308492064476013},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2714749574661255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14647167921066284},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10774099826812744}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8307549953460693},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7359781265258789},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6499176025390625},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4782385230064392},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4630681574344635},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4604305624961853},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32308492064476013},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2714749574661255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14647167921066284},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10774099826812744}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats64447.2024.10915501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1565539145","https://openalex.org/W2011240232","https://openalex.org/W2024105392","https://openalex.org/W2041865334","https://openalex.org/W2052353102","https://openalex.org/W2087855246","https://openalex.org/W2097830678","https://openalex.org/W2109914188","https://openalex.org/W2114615162","https://openalex.org/W2115594035","https://openalex.org/W2131193842","https://openalex.org/W2142700986","https://openalex.org/W2974859664","https://openalex.org/W3197664379","https://openalex.org/W4246591995","https://openalex.org/W4389162799","https://openalex.org/W4401568207"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W2142405811","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W1768820276","https://openalex.org/W2153086993"],"abstract_inverted_index":{"The":[0,16,55,80,116,182,219],"testability":[1,20,44],"of":[2,9,13,26,45,65,73,125,143,157,190,226,236],"circuit":[3,67,107,114],"decreases":[4],"with":[5],"the":[6,24,31,36,43,49,59,74,84,90,93,98,105,113,130,136,141,144,150,158,164,167,177,186,197,210,216,233,245,252],"rapid":[7],"increase":[8],"integration":[10],"and":[11,34,97,104,119,206,228,232],"complexity":[12],"modern":[14],"chips.":[15],"synthesis":[17],"technique":[18],"for":[19,23,251],"is":[21,87,133,147,230,238,242,248],"important":[22],"design":[25],"testable":[27],"circuit,":[28],"which":[29],"reduces":[30],"test":[32],"cost":[33],"achieves":[35],"high":[37],"fault":[38],"coverage.":[39],"This":[40],"work":[41],"improves":[42],"combinational":[46],"circuits":[47,127,179],"leveraging":[48],"Satisfiability":[50],"Don't":[51,169],"Care":[52,170],"(SDC)":[53],"conditions.":[54],"SDC":[56,85,95,100,151,174,213],"condition":[57,86,172,184],"refers":[58,185],"case":[60,187],"that":[61,188,223,244],"some":[62,77],"input":[63,78],"combinations":[64],"a":[66,191],"block":[68],"can":[69],"never":[70],"occur":[71],"because":[72,149],"correlation":[75],"between":[76],"signals.":[79],"redundancy":[81],"exists":[82],"if":[83,129],"satisfied.":[88],"In":[89],"proposed":[91,131,246],"method,":[92],"adjacent-level":[94],"conditions":[96,101,152],"cross-level":[99],"are":[102,109,153,180,204],"identified,":[103],"related":[106],"blocks":[108,175,203,214],"simplified":[110,207],"to":[111,135],"improve":[112],"testability.":[115],"Sandia":[117],"Controllability":[118],"Observability":[120,168],"Analysis":[121],"Program":[122],"(SCOAP)":[123],"measures":[124,146],"benchmark":[126,159,178,217],"decrease":[128,225,235],"method":[132,247],"applied":[134],"corresponding":[137],"improved":[138],"circuits.":[139,160,218,255],"However,":[140],"reduction":[142],"SCOAP":[145,165],"limited":[148],"rare":[154],"in":[155,176,215],"most":[156],"To":[161],"further":[162],"reduce":[163],"measures,":[166],"(ODC)":[171],"introduced":[173,212],"identified.":[181],"ODC":[183,211],"connection":[189],"signal":[192],"wire":[193],"does":[194],"not":[195],"affect":[196],"circuit's":[198],"logic":[199],"function.":[200],"More":[201],"redundant":[202],"found":[205],"by":[208],"utilizing":[209],"Evaluation":[220],"results":[221],"show":[222],"average":[224,234],"CC0":[227],"CC1":[229],"14%,":[231],"CO":[237],"15.3%.":[239],"Additionally,":[240],"it":[241],"observed":[243],"more":[249],"effective":[250],"larger":[253],"scale":[254]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}