{"id":"https://openalex.org/W4408442876","doi":"https://doi.org/10.1109/ats64447.2024.10915338","title":"A Novel Differential 12T SRAM Bit-cell Structure with Improved SNM in 16nm FinFET Technology","display_name":"A Novel Differential 12T SRAM Bit-cell Structure with Improved SNM in 16nm FinFET Technology","publication_year":2024,"publication_date":"2024-12-17","ids":{"openalex":"https://openalex.org/W4408442876","doi":"https://doi.org/10.1109/ats64447.2024.10915338"},"language":"en","primary_location":{"id":"doi:10.1109/ats64447.2024.10915338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116622764","display_name":"Jay K Gohil","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jay K Gohil","raw_affiliation_strings":["Microcircuits Innovation pvt ltd,ASIC DFT Department,Ahmedabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microcircuits Innovation pvt ltd,ASIC DFT Department,Ahmedabad,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116622765","display_name":"Ramesh B Devani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ramesh B Devani","raw_affiliation_strings":["Microcircuits Innovation pvt ltd,ASIC DFT Department,Ahmedabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microcircuits Innovation pvt ltd,ASIC DFT Department,Ahmedabad,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076243551","display_name":"Jayesh Popat","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jayesh Popat","raw_affiliation_strings":["Microcircuits Innovation pvt ltd,ASIC DFT Department,Ahmedabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microcircuits Innovation pvt ltd,ASIC DFT Department,Ahmedabad,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44929592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6835232377052307},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6666288375854492},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5844419002532959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5773555040359497},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21482795476913452},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09600880742073059}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6835232377052307},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6666288375854492},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5844419002532959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5773555040359497},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21482795476913452},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09600880742073059}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats64447.2024.10915338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1509362908","https://openalex.org/W1587386427","https://openalex.org/W1753784006","https://openalex.org/W2078755136","https://openalex.org/W2095913060","https://openalex.org/W2099911327","https://openalex.org/W2106339466","https://openalex.org/W2118016286","https://openalex.org/W2134884071","https://openalex.org/W2144289559","https://openalex.org/W2303793078","https://openalex.org/W2774420561","https://openalex.org/W6676837121"],"related_works":["https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2793465010","https://openalex.org/W2915176329","https://openalex.org/W2208608937","https://openalex.org/W2120018824","https://openalex.org/W2766443086"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"innovative":[4],"12T":[5,87],"SRAM":[6,23,46,88,101,126],"bit-cell":[7],"design":[8,27],"that":[9,85],"achieves":[10],"enhanced":[11],"differential":[12],"read":[13,36,62,70,116],"and":[14,34,59,81,98,114,131,147,154],"write":[15,57,106],"operations":[16],"at":[17,78],"near-threshold":[18],"voltages":[19],"(Vth).":[20],"Unlike":[21],"traditional":[22],"cells,":[24],"the":[25,91,144,151,164,172],"proposed":[26],"integrates":[28],"inverse":[29],"bit":[30],"line":[31,51],"feedback":[32,52],"control":[33,53],"isolated":[35,65],"buffers":[37,63],"to":[38,55,68,163],"boost":[39],"performance.":[40],"Based":[41],"on":[42],"a":[43,105,115],"modified":[44],"6T":[45,100],"core,":[47],"it":[48,135],"adds":[49],"two-bit":[50],"transistors":[54,170],"improve":[56],"efficiency":[58],"features":[60],"separate":[61],"with":[64],"storage":[66],"nodes":[67],"enhance":[69],"margin.":[71],"Simulations":[72],"in":[73,128,143,150,171],"16":[74],"nm":[75],"MG-FinFET":[76],"technology":[77],"0.85":[79],"V":[80,83],"0.6":[82],"show":[84],"this":[86],"cell":[89],"surpasses":[90],"performance":[92,160],"of":[93,111,121,166],"10T,":[94],"10T":[95],"PPN,":[96],"sensing-8T,":[97],"conventional":[99],"cells.":[102],"It":[103],"demonstrates":[104],"static":[107,117,138],"noise":[108,118],"margin":[109,119],"(WSNM)":[110],"646":[112],"mV":[113],"(RSNM)":[120],"253":[122],"mV,":[123],"outperforming":[124],"these":[125],"designs":[127],"both":[129],"N-Vth":[130,152],"S-Vth":[132,145],"regions.":[133],"Additionally,":[134],"offers":[136],"reduced":[137],"power":[139],"consumption":[140],"(304":[141],"pW":[142,149],"region":[146],"82":[148],"region)":[153],"faster":[155],"read/write":[156],"delays.":[157],"The":[158],"superior":[159],"is":[161],"attributed":[162],"incorporation":[165],"stacked":[167],"small-sized":[168],"NMOS":[169],"new":[173],"design.":[174]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}