{"id":"https://openalex.org/W4408443155","doi":"https://doi.org/10.1109/ats64447.2024.10915249","title":"Improving At-Speed Test Coverage without compromising Test Time and reducing Test Cost in multi-partition SCAN Design","display_name":"Improving At-Speed Test Coverage without compromising Test Time and reducing Test Cost in multi-partition SCAN Design","publication_year":2024,"publication_date":"2024-12-17","ids":{"openalex":"https://openalex.org/W4408443155","doi":"https://doi.org/10.1109/ats64447.2024.10915249"},"language":"en","primary_location":{"id":"doi:10.1109/ats64447.2024.10915249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076243551","display_name":"Jayesh Popat","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jayesh Popat","raw_affiliation_strings":["ASIC DFT Microcircuits Innovations Pvt Ltd,Ahmedabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC DFT Microcircuits Innovations Pvt Ltd,Ahmedabad,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053880515","display_name":"Ramesh Devani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ramesh Devani","raw_affiliation_strings":["ASIC DFT Microcircuits Innovations Pvt Ltd,Ahmedabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC DFT Microcircuits Innovations Pvt Ltd,Ahmedabad,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5116622860","display_name":"Jay Gohil","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jay Gohil","raw_affiliation_strings":["ASIC DFT Microcircuits Innovations Pvt Ltd,Ahmedabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC DFT Microcircuits Innovations Pvt Ltd,Ahmedabad,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4514,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62887552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9674999713897705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.6151214838027954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6135622262954712},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5991798639297485},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5736760497093201},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.49291539192199707},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4508582353591919},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4310382306575775},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36750391125679016},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1777021288871765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13781797885894775},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08583760261535645},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07130786776542664}],"concepts":[{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6151214838027954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6135622262954712},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5991798639297485},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5736760497093201},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.49291539192199707},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4508582353591919},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4310382306575775},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36750391125679016},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1777021288871765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13781797885894775},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08583760261535645},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07130786776542664},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats64447.2024.10915249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1999272540","https://openalex.org/W2040178082","https://openalex.org/W2101439414","https://openalex.org/W2102127226","https://openalex.org/W2982038642","https://openalex.org/W4229759348","https://openalex.org/W4300638786"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2149211345","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469","https://openalex.org/W2147058777"],"abstract_inverted_index":{"With":[0,117],"constantly":[1],"scaling":[2],"down":[3],"of":[4,9,17,35,45,78,110,125,148,153,167,191],"the":[5,7,29,33,40,43,52,58,71,85,98,112,118,123,127,146,149,154,160,168,176,183,189,199,202],"technology,":[6],"complexity":[8],"SoC":[10,47],"becoming":[11],"very":[12],"high":[13],"due":[14],"to":[15,56,83,121,197,210],"implementation":[16,44],"digital,":[18],"analog":[19],"and":[20,163,172,178],"memory":[21,68,138],"logic.":[22,116],"This":[23],"is":[24,54,101,131,186],"imposing":[25],"challenge":[26],"in":[27,103,201,212],"meeting":[28],"coverage":[30,61,88,99,128],"goal":[31,62,89,129],"for":[32],"detection":[34],"manufacturing":[36],"defect":[37],"post-silicon":[38],"on":[39,64],"ATE.":[41],"During":[42],"industrial":[46],"design":[48,93],"with":[49,66,91,94,140,188,192],"multiple":[50],"partitions,":[51],"difficulty":[53],"observed":[55],"achieve":[57,84],"at-speed":[59,87,213],"transition":[60],"(90%)":[63,90,130],"ATE":[65,79],"limited":[67],"(~20MB).":[69],"However,":[70],"current":[72],"production":[73,141],"pattern":[74,96,142,161],"set":[75],"requires":[76],"~250MB":[77],"memory.":[80],"In":[81,144],"order":[82],"required":[86],"existing":[92],"less":[95],"count,":[97],"loss":[100,124],"analyzed":[102],"different":[104],"portions":[105],"such":[106],"as":[107],"surrounding":[108],"logic":[109,156,204],"memory,":[111],"functional":[113],"ICG":[114],"enable":[115],"proposed":[119,187],"solutions":[120],"resolve":[122],"coverage,":[126],"met":[132],"well":[133],"within":[134],"tester":[135],"vector":[136],"storage":[137],"requirement":[139],"set.":[143],"addition,":[145],"disabling":[147],"low":[150],"power":[151,180],"feature":[152],"compression":[155],"have":[157],"further":[158,208],"reduced":[159],"count":[162],"hence,":[164],"it":[165],"decreased":[166],"total":[169],"test":[170,194],"time":[171],"cost":[173],"without":[174],"compromising":[175],"peak":[177],"average":[179],"budget.":[181],"Furthermore,":[182],"novel":[184],"architecture":[185],"usage":[190],"minimal":[193],"area":[195],"overhead":[196],"cover":[198],"faults":[200],"interface":[203],"between":[205],"partitions":[206],"which":[207],"leads":[209],"improvement":[211],"coverage.":[214]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}