{"id":"https://openalex.org/W4408442817","doi":"https://doi.org/10.1109/ats64447.2024.10915226","title":"Design and Simulation of Fault Detection Technique for NAND Based Memory Array","display_name":"Design and Simulation of Fault Detection Technique for NAND Based Memory Array","publication_year":2024,"publication_date":"2024-12-17","ids":{"openalex":"https://openalex.org/W4408442817","doi":"https://doi.org/10.1109/ats64447.2024.10915226"},"language":"en","primary_location":{"id":"doi:10.1109/ats64447.2024.10915226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085055315","display_name":"S Jamuna","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jamuna S","raw_affiliation_strings":["DSCE,Department of Electronics and Communication Engineering,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSCE,Department of Electronics and Communication Engineering,Bengaluru,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051237380","display_name":"R Madhura","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Madhura R","raw_affiliation_strings":["DSCE,Department of Electronics and Communication Engineering,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSCE,Department of Electronics and Communication Engineering,Bengaluru,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101591458","display_name":"Kishore Kumar K","orcid":"https://orcid.org/0000-0002-3821-8297"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kishore Kumar K","raw_affiliation_strings":["DSCE,Department of Electronics and Communication Engineering,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSCE,Department of Electronics and Communication Engineering,Bengaluru,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115720698","display_name":"Murali S Bharadwaja","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Murali S Bharadwaja","raw_affiliation_strings":["DSCE,Department of Electronics and Communication Engineering,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DSCE,Department of Electronics and Communication Engineering,Bengaluru,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5585,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67567243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13924","display_name":"Internet of Things and Social Network Interactions","score":0.8985000252723694,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13924","display_name":"Internet of Things and Social Network Interactions","score":0.8985000252723694,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.824400007724762,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14484","display_name":"Technology and Data Analysis","score":0.7904000282287598,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6605930924415588},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5837948322296143},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5240728259086609},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3776733875274658},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3406372666358948},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3287650942802429},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3256424069404602},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31154102087020874},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1606762409210205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12701329588890076},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09980487823486328}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6605930924415588},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5837948322296143},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5240728259086609},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3776733875274658},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3406372666358948},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3287650942802429},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3256424069404602},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31154102087020874},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1606762409210205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12701329588890076},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09980487823486328},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats64447.2024.10915226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats64447.2024.10915226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 33rd Asian Test Symposium (ATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2612517079","https://openalex.org/W2903506964","https://openalex.org/W3130500198","https://openalex.org/W4229778441","https://openalex.org/W4253629892","https://openalex.org/W4296313353","https://openalex.org/W4313193564","https://openalex.org/W6772338705"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827","https://openalex.org/W2130440338","https://openalex.org/W1574518580","https://openalex.org/W2791832526","https://openalex.org/W2580900324","https://openalex.org/W2161229876"],"abstract_inverted_index":{"NAND":[0,44,52,118],"flash":[1,53],"memory,":[2],"known":[3],"for":[4,37,144],"its":[5,62],"high-density":[6],"storage":[7,19],"and":[8,33,85,115,135,148],"non-volatility,":[9],"is":[10,20],"widely":[11],"used":[12],"in":[13,43,65],"various":[14,138],"applications":[15],"where":[16],"reliable":[17],"data":[18,27],"critical.":[21],"Ensuring":[22],"the":[23,57,95,101,109,113,128],"integrity":[24],"of":[25,74,94,117,130],"stored":[26],"requires":[28],"effective":[29],"fault":[30],"detection":[31],"methods":[32],"correction":[34],"mechanisms,":[35],"particularly":[36],"stuck-at":[38,106],"faults,":[39],"which":[40],"are":[41],"common":[42],"memory":[45,54,81,110,119,131,146],"architectures.":[46],"This":[47,69],"paper":[48],"focuses":[49],"on":[50],"testing":[51,147],"array,":[55,82,111],"employing":[56],"March":[58,102],"algorithm":[59,103],"due":[60],"to":[61],"proven":[63],"efficiency":[64],"detecting":[66],"such":[67],"faults.":[68],"work":[70],"demonstrates":[71],"detailed":[72],"modeling":[73,123],"floating-gate":[75],"cell":[76],"(FG":[77],"Cell),":[78],"a":[79,141],"4x4":[80],"sense":[83,133],"amplifier,":[84],"decoders":[86,136],"using":[87],"HSPICE.":[88],"Simulation":[89],"results":[90,98],"illustrate":[91],"electrical":[92],"behavior":[93,129],"modeled":[96],"components.The":[97],"demonstrate":[99],"that":[100],"efficiently":[104],"detects":[105],"faults":[107],"within":[108],"enhancing":[112],"reliability":[114],"performance":[116],"systems.":[120],"The":[121],"HSPICE":[122],"provides":[124],"accurate":[125],"insights":[126],"into":[127],"cells,":[132],"amplifiers,":[134],"under":[137],"conditions,":[139],"offering":[140],"robust":[142],"framework":[143],"future":[145],"verification":[149],"efforts.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}