{"id":"https://openalex.org/W3116421392","doi":"https://doi.org/10.1109/ats49688.2020.9301537","title":"A Testability Enhancement Method for the Memristor Ratioed Logic Circuits","display_name":"A Testability Enhancement Method for the Memristor Ratioed Logic Circuits","publication_year":2020,"publication_date":"2020-11-23","ids":{"openalex":"https://openalex.org/W3116421392","doi":"https://doi.org/10.1109/ats49688.2020.9301537","mag":"3116421392"},"language":"en","primary_location":{"id":"doi:10.1109/ats49688.2020.9301537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats49688.2020.9301537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 29th Asian Test Symposium (ATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074499287","display_name":"Qu Li","orcid":"https://orcid.org/0000-0002-4581-8370"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Li Qu","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050097039","display_name":"Xiaole Cui","orcid":"https://orcid.org/0000-0002-3382-3703"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaole Cui","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China","Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048410928","display_name":"Xiaoxin Cui","orcid":"https://orcid.org/0000-0002-0394-8839"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoxin Cui","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China","Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074499287"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45606406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.746258020401001},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6057787537574768},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5749555826187134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5372619032859802},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5331256985664368},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5117411613464355},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5080568790435791},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.472981333732605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4708002805709839},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.45275378227233887},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.43594372272491455},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4325448274612427},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4276354908943176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3723195493221283},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3136638402938843},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2845059037208557},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10145467519760132},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06060102581977844}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.746258020401001},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6057787537574768},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5749555826187134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5372619032859802},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5331256985664368},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5117411613464355},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5080568790435791},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.472981333732605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4708002805709839},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.45275378227233887},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.43594372272491455},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4325448274612427},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4276354908943176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3723195493221283},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3136638402938843},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2845059037208557},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10145467519760132},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06060102581977844},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats49688.2020.9301537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats49688.2020.9301537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 29th Asian Test Symposium (ATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1971319818","https://openalex.org/W2003633368","https://openalex.org/W2004782555","https://openalex.org/W2010160963","https://openalex.org/W2025674646","https://openalex.org/W2081729575","https://openalex.org/W2086342250","https://openalex.org/W2108159395","https://openalex.org/W2112181056","https://openalex.org/W2466524429","https://openalex.org/W2512074641","https://openalex.org/W2587437692","https://openalex.org/W2761481358","https://openalex.org/W3147973210"],"related_works":["https://openalex.org/W3173413269","https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2117563988","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W2151694129","https://openalex.org/W2132684947","https://openalex.org/W4238986168","https://openalex.org/W2165817266"],"abstract_inverted_index":{"The":[0,26,79,139,159],"Resistive":[1],"Random":[2],"Access":[3],"Memory":[4],"(RRAM)":[5],"is":[6,18,43,83,97,178],"a":[7,19,61,132],"two-terminal":[8],"variable":[9],"resistance":[10],"device,":[11],"and":[12,29,38,95,185],"the":[13,35,39,46,50,65,72,76,87,92,101,114,118,143,147,155,169,175],"memristor":[14],"ratioed":[15],"logic":[16,24],"(MRL)":[17],"hybrid":[20],"RRAM-CMOS":[21],"style":[22],"of":[23,67,91,117,127,136,146,162],"circuit.":[25],"MRL":[27,40,51,68,120,128,149,165],"AND":[28],"OR":[30],"gates":[31,121,129],"are":[32,53,122],"implemented":[33,44,98],"by":[34,45,70,85,99,154],"RRAM":[36],"devices,":[37],"NOT":[41],"gate":[42],"CMOS":[47,73],"inverter.":[48],"However,":[49],"circuits":[52,69,150,166],"prone":[54],"to":[55,63,180],"test":[56,80,140,145,160],"escape.":[57],"This":[58],"work":[59],"proposes":[60],"method":[62,177],"improve":[64],"testability":[66],"replacing":[71],"inverters":[74,103],"with":[75],"FinFET":[77,93,102],"inverters.":[78],"escape":[81],"problem":[82],"solved":[84],"adjusting":[86],"switching":[88],"threshold":[89],"voltages":[90],"inverters,":[94],"it":[96],"selecting":[100],"in":[104,113,131],"different":[105],"operation":[106],"modes.":[107],"In":[108],"Addition,":[109],"some":[110,163],"equivalent":[111],"relationships":[112],"fault":[115,125,133,183,189],"set":[116],"improved":[119,148],"discovered.":[123],"These":[124],"equivalences":[126],"result":[130],"collapse":[134,190],"ratio":[135],"about":[137],"50%.":[138],"patterns":[141],"for":[142],"production":[144],"can":[151],"be":[152],"generated":[153],"traditional":[156],"ATPG":[157,171],"method.":[158],"results":[161],"typical":[164],"obtained":[167],"from":[168],"commercial":[170],"tool":[172],"show":[173],"that":[174],"proposed":[176],"able":[179],"achieve":[181],"100%":[182],"coverage":[184],"at":[186],"least":[187],"55%":[188],"ratio.":[191]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}