{"id":"https://openalex.org/W2038202369","doi":"https://doi.org/10.1109/ats.2003.1250862","title":"Design error diagnosis based on verification techniques [logic IC design","display_name":"Design error diagnosis based on verification techniques [logic IC design","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2038202369","doi":"https://doi.org/10.1109/ats.2003.1250862","mag":"2038202369"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2003.1250862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028229932","display_name":"Guanghui Li","orcid":"https://orcid.org/0000-0002-6884-5670"},"institutions":[{"id":"https://openalex.org/I4210126248","display_name":"Jiyang College of Zhejiang A&F University","ror":"https://ror.org/032sv9d33","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210126248"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guanghui Li","raw_affiliation_strings":["Department of Information, Zhejiang Forestry College, Hangzhou, China","Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Information, Zhejiang Forestry College, Hangzhou, China","institution_ids":["https://openalex.org/I4210126248"]},{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111844906","display_name":"Ming Shao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Shao","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023380073","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-0874-814X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028229932"],"corresponding_institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210126248"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12937165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"474","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6946893334388733},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.6923546195030212},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6360915303230286},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5960890054702759},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5378583669662476},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5271615386009216},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5234179496765137},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5171948671340942},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4818804860115051},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.4691281318664551},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4638303518295288},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.462985634803772},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4354649484157562},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42568543553352356},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3734584450721741},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1255083680152893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10389021039009094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6946893334388733},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.6923546195030212},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6360915303230286},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5960890054702759},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5378583669662476},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5271615386009216},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5234179496765137},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5171948671340942},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4818804860115051},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.4691281318664551},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4638303518295288},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.462985634803772},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4354649484157562},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42568543553352356},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3734584450721741},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1255083680152893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10389021039009094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2003.1250862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1513012091","https://openalex.org/W1578592046","https://openalex.org/W1582385421","https://openalex.org/W1595368737","https://openalex.org/W1963105722","https://openalex.org/W2009138312","https://openalex.org/W2086326901","https://openalex.org/W2103375392","https://openalex.org/W2103509853","https://openalex.org/W2112141751","https://openalex.org/W2121706505","https://openalex.org/W2123801402","https://openalex.org/W2130108594","https://openalex.org/W2137035823","https://openalex.org/W2142785340","https://openalex.org/W2160444875","https://openalex.org/W4243399171","https://openalex.org/W6635424516","https://openalex.org/W6652626407"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2085176210","https://openalex.org/W1621928919","https://openalex.org/W2146663621","https://openalex.org/W3114476551"],"abstract_inverted_index":{"Error":[0],"diagnosis":[1],"is":[2],"becoming":[3],"more":[4],"difficult":[5],"in":[6,70,82],"VLSI":[7],"circuit":[8,92],"designs":[9],"due":[10],"to":[11,65],"the":[12,27,67,79,83,111,114],"increasing":[13],"complexity.":[14],"In":[15],"this":[16,117],"paper,":[17],"we":[18],"present":[19],"an":[20],"algorithm":[21,34],"based":[22],"on":[23,107],"verification":[24],"for":[25,56],"improving":[26],"accuracy":[28,112],"of":[29,116],"design":[30],"error":[31],"diagnosis.":[32],"This":[33],"integrates":[35],"three-valued":[36,68],"logic":[37],"simulation":[38],"and":[39,60,88,99,113],"Boolean":[40,63],"satisfiability":[41],"(SAT).":[42],"It":[43],"uses":[44,61],"test":[45],"patterns":[46],"generated":[47],"by":[48],"a":[49],"gate":[50],"level":[51],"stuck-at":[52],"fault":[53],"ATPG":[54],"tool":[55],"parallel":[57],"pattern":[58],"simulation,":[59,69],"SAT-based":[62],"comparison":[64],"enhance":[66],"which":[71],"universally":[72],"quantified":[73],"conjunction":[74],"normal":[75],"formulas":[76],"(CNF)":[77],"represent":[78],"unknown":[80],"constraints":[81],"implementation":[84],"with":[85],"black":[86],"boxes,":[87],"does":[89],"not":[90],"need":[91],"structural":[93],"transformation.":[94],"Our":[95],"approach":[96],"can":[97],"quickly":[98],"efficiently":[100],"eliminate":[101],"many":[102],"false":[103],"candidates,":[104],"experimental":[105],"results":[106],"ISCAS'85":[108],"circuits":[109],"show":[110],"speed":[115],"approach.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}