{"id":"https://openalex.org/W2114930002","doi":"https://doi.org/10.1109/ats.2003.1250838","title":"A processor-based built-in self-repair design for embedded memories","display_name":"A processor-based built-in self-repair design for embedded memories","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2114930002","doi":"https://doi.org/10.1109/ats.2003.1250838","mag":"2114930002"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2003.1250838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250838","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110211418","display_name":"Chin-Lung Su","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chin-Lung Su","raw_affiliation_strings":["Laboratory for Reliable Computing (LaRC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Laboratory for Reliable Computing (LaRC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051484648","display_name":"Rei-Fu Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rei-Fu Huang","raw_affiliation_strings":["Laboratory for Reliable Computing (LaRC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Laboratory for Reliable Computing (LaRC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Laboratory for Reliable Computing (LaRC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Laboratory for Reliable Computing (LaRC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110211418"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":2.2639,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.88416951,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"366","last_page":"371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7071081399917603},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6514447331428528},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.585541844367981},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5789399147033691},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5780225396156311},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5388142466545105},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5295026302337646},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5158735513687134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47748348116874695},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45055627822875977},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38708651065826416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3076293468475342},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11106115579605103}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7071081399917603},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6514447331428528},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.585541844367981},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5789399147033691},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5780225396156311},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5388142466545105},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5295026302337646},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5158735513687134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47748348116874695},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45055627822875977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38708651065826416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3076293468475342},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11106115579605103},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2003.1250838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250838","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1515138646","https://openalex.org/W1762004504","https://openalex.org/W1792362277","https://openalex.org/W1994950055","https://openalex.org/W2078286038","https://openalex.org/W2090813909","https://openalex.org/W2098987953","https://openalex.org/W2106935654","https://openalex.org/W2109824347","https://openalex.org/W2113434468","https://openalex.org/W2117531486","https://openalex.org/W2129780639","https://openalex.org/W2134822007","https://openalex.org/W2139254411","https://openalex.org/W2139641851","https://openalex.org/W2142661102","https://openalex.org/W2150714491","https://openalex.org/W2155640457","https://openalex.org/W2157130998","https://openalex.org/W2167419667","https://openalex.org/W3203143386","https://openalex.org/W4256002266","https://openalex.org/W6630868990","https://openalex.org/W6677486673","https://openalex.org/W6679523228","https://openalex.org/W6682732365"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2491217195","https://openalex.org/W4210531477","https://openalex.org/W2603119174","https://openalex.org/W3206195470"],"abstract_inverted_index":{"We":[0,72],"propose":[1],"an":[2],"embedded":[3,10,19,40],"processor-based":[4],"built-in":[5],"self-repair":[6],"(BISR)":[7],"design":[8,15,52,70],"for":[9,115],"memories.":[11],"In":[12],"the":[13,18,39,42,57,69,84,91,99,111],"proposed":[14,92],"we":[16],"reuse":[17],"processor":[20],"that":[21,79,110],"can":[22,53],"be":[23,54,104],"found":[24],"on":[25],"almost":[26],"every":[27],"system-on-chip":[28],"(SOC)":[29],"product,":[30],"in":[31],"addition":[32],"to":[33,103],"many":[34],"distinct":[35],"features.":[36],"By":[37],"reusing":[38],"processor,":[41],"controller":[43],"and":[44,60],"redundancy":[45,61],"analysis":[46],"circuit":[47],"of":[48,83,90],"a":[49,76,116],"typical":[50,117],"BISR":[51,93,112],"removed.":[55],"Also,":[56],"test":[58],"algorithm":[59,63],"analysis/allocation":[62],"are":[64],"easily":[65],"programmable,":[66],"greatly":[67],"increasing":[68],"flexibility.":[71],"also":[73],"have":[74],"developed":[75],"memory":[77,85,100],"wrapper":[78,101],"allows":[80],"at-speed":[81],"testing":[82],"cores.":[86],"The":[87],"area":[88,113],"overhead":[89,114],"scheme":[94],"is":[95,122],"low,":[96],"since":[97],"only":[98],"needs":[102],"realized":[105],"explicitly.":[106],"Our":[107],"experiments":[108],"show":[109],"8":[118],"K/spl":[119],"times/32":[120],"SRAM":[121],"lower":[123],"than":[124],"1%.":[125]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}