{"id":"https://openalex.org/W2102369422","doi":"https://doi.org/10.1109/ats.2003.1250824","title":"Mapping symmetric functions to hierarchical modules for path-delay fault testability","display_name":"Mapping symmetric functions to hierarchical modules for path-delay fault testability","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2102369422","doi":"https://doi.org/10.1109/ats.2003.1250824","mag":"2102369422"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2003.1250824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I4210145740","display_name":"West Bengal Electronics Industry Development Corporation Limited (India)","ror":"https://ror.org/03y350s17","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210145740"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahaman","raw_affiliation_strings":["IIIT-C, Webei University of Technology, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"IIIT-C, Webei University of Technology, Kolkata, India","institution_ids":["https://openalex.org/I4210145740"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113940467","display_name":"Das","orcid":null},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Das","raw_affiliation_strings":["Department Computer Science & Engineering, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department Computer Science & Engineering, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107912064","display_name":"Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhattacharya","raw_affiliation_strings":["ACM Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"ACM Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082934529"],"corresponding_institution_ids":["https://openalex.org/I4210145740"],"apc_list":null,"apc_paid":null,"fwci":0.7694,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.73230975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7474478483200073},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7138102650642395},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6445751786231995},{"id":"https://openalex.org/keywords/symmetric-function","display_name":"Symmetric function","score":0.640127420425415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5866199731826782},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5437030792236328},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.49261337518692017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45210689306259155},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4394654333591461},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.436572790145874},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.42936092615127563},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3614931106567383},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2799551784992218},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1723918914794922}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7474478483200073},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7138102650642395},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6445751786231995},{"id":"https://openalex.org/C3746008","wikidata":"https://www.wikidata.org/wiki/Q981351","display_name":"Symmetric function","level":2,"score":0.640127420425415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5866199731826782},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5437030792236328},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.49261337518692017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45210689306259155},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4394654333591461},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.436572790145874},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.42936092615127563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3614931106567383},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2799551784992218},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1723918914794922},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2003.1250824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W147144554","https://openalex.org/W1543281322","https://openalex.org/W1996400076","https://openalex.org/W2003149744","https://openalex.org/W2035643620","https://openalex.org/W2047309669","https://openalex.org/W2099953863","https://openalex.org/W2171274842","https://openalex.org/W4236972533","https://openalex.org/W6632631254"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W1768820276"],"abstract_inverted_index":{"A":[0],"technique":[1],"for":[2,20,103],"implementing":[3],"totally":[4],"symmetric":[5,23,40,67],"Boolean":[6],"functions":[7,41,68],"using":[8],"hierarchical":[9],"modules":[10],"is":[11,18,27,78,88],"presented.":[12],"First,":[13],"a":[14,30,46,104],"simple":[15],"cellular":[16],"module":[17],"designed":[19],"synthesizing":[21],"unate":[22,47],"functions.":[24],"The":[25,50],"structure":[26],"universal,":[28],"admits":[29],"recursive":[31],"design":[32,77],"and":[33,55,80,101],"uses":[34],"only":[35],"2-input":[36],"AND-OR":[37],"gates.":[38],"General":[39],"are":[42,108],"then":[43],"realized":[44],"following":[45],"decomposition":[48],"method.":[49],"synthesis":[51],"procedure":[52],"guarantees":[53],"complete":[54],"robust":[56],"path-delay":[57],"fault":[58],"testability":[59],"in":[60,85,94],"the":[61,71,75,81,86],"circuit.":[62],"Experimental":[63],"results":[64],"on":[65,98],"several":[66],"reveal":[69],"that":[70],"hardware":[72],"cost":[73],"of":[74,83],"proposed":[76],"low,":[79],"number":[82],"paths":[84],"circuit":[87,99],"reduced":[89],"significantly":[90],"compared":[91],"to":[92],"those":[93],"earlier":[95],"designs.":[96],"Results":[97],"area":[100],"delay":[102],"few":[105],"benchmark":[106],"examples":[107],"also":[109],"reported.":[110]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}