{"id":"https://openalex.org/W2107630805","doi":"https://doi.org/10.1109/ats.2003.1250794","title":"PLL based high speed functional testing","display_name":"PLL based high speed functional testing","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2107630805","doi":"https://doi.org/10.1109/ats.2003.1250794","mag":"2107630805"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2003.1250794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097992614","display_name":"Jayabalan","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Jayabalan","raw_affiliation_strings":["Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109216027","display_name":"Chee Kiang Goh","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]},{"id":"https://openalex.org/I4210144507","display_name":"Infineon Technologies (Singapore)","ror":"https://ror.org/0470e9841","country_code":"SG","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210144507"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chee Kiang Goh","raw_affiliation_strings":["Development Center, Infineon Technologies, Singapore","Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center, Infineon Technologies, Singapore","institution_ids":["https://openalex.org/I4210144507"]},{"raw_affiliation_string":"Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040418199","display_name":"Ooi Ban Leong","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ooi Ban Leong","raw_affiliation_strings":["Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085397520","display_name":"Leong Mook Seng","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Leong Mook Seng","raw_affiliation_strings":["Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112144966","display_name":"Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Iyer","raw_affiliation_strings":["Institute of Microelectronics, Singapore","Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore","institution_ids":["https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077237719","display_name":"A.A.O. Tay","orcid":"https://orcid.org/0000-0002-7423-151X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tay","raw_affiliation_strings":["Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano Wafer Level Packaging Programme / Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3543,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.645817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"116","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9590597152709961},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7764869332313538},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6381101608276367},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5318443775177002},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4745106101036072},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4200105667114258},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.274718701839447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2027149498462677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12709692120552063}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9590597152709961},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7764869332313538},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6381101608276367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5318443775177002},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4745106101036072},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4200105667114258},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.274718701839447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2027149498462677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12709692120552063},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2003.1250794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1515935925","https://openalex.org/W1516247238","https://openalex.org/W1906244933"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W4225994594","https://openalex.org/W4241196849"],"abstract_inverted_index":{"A":[0],"PLL":[1],"based":[2],"at-speed":[3],"functional":[4],"testing":[5],"concept,":[6],"which":[7],"eliminates":[8],"the":[9,56],"need":[10],"for":[11],"a":[12,36],"tester-driven":[13],"high-speed":[14],"clock":[15,29],"interface":[16],"is":[17],"presented.":[18],"Jitter":[19],"tolerance":[20],"circuits":[21],"have":[22],"been":[23],"implemented":[24],"to":[25,28,61],"provide":[26],"immunity,":[27],"jitter.":[30],"The":[31],"concept":[32,57],"was":[33],"verified":[34],"on":[35],"100":[37],"mm/sup":[38],"2/":[39],"silicon":[40],"device":[41],"built":[42],"in":[43],"0.18":[44],"/spl":[45],"mu/m":[46],"technology,":[47],"above":[48],"200":[49],"MHz":[50],"speed.":[51],"Simulation":[52],"results":[53],"show":[54],"that":[55],"can":[58],"be":[59],"extended":[60],"higher":[62],"speeds.":[63]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}