{"id":"https://openalex.org/W1508440740","doi":"https://doi.org/10.1109/ats.2002.1181749","title":"Time slot specification based approach to analog fault diagnosis using built-in current sensors and test point insertion","display_name":"Time slot specification based approach to analog fault diagnosis using built-in current sensors and test point insertion","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1508440740","doi":"https://doi.org/10.1109/ats.2002.1181749","mag":"1508440740"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2002.1181749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031947971","display_name":"Shambhu Upadhyaya","orcid":"https://orcid.org/0000-0002-0596-1703"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Upadhyaya","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & eng., State Univ. of New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & eng., State Univ. of New York, USA","institution_ids":["https://openalex.org/I1327163397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100381277","display_name":"Jae Min Lee","orcid":"https://orcid.org/0000-0002-1781-4380"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae Min Lee","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & eng., State Univ. of New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & eng., State Univ. of New York, USA","institution_ids":["https://openalex.org/I1327163397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108395366","display_name":"P. Nair","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Nair","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & eng., State Univ. of New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & eng., State Univ. of New York, USA","institution_ids":["https://openalex.org/I1327163397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031947971"],"corresponding_institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I57206974","https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03750609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"139","issue":null,"first_page":"429","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6799522638320923},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6649207472801208},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.638387143611908},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6089333891868591},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5969089269638062},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5636376142501831},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5328918695449829},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5234246253967285},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.47578656673431396},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.45940911769866943},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4388807713985443},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4285806715488434},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41922274231910706},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.41651108860969543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4063553214073181},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.39818519353866577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35432812571525574},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30406004190444946},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2941308319568634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14358219504356384},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09548592567443848}],"concepts":[{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6799522638320923},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6649207472801208},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.638387143611908},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6089333891868591},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5969089269638062},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5636376142501831},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5328918695449829},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5234246253967285},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.47578656673431396},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.45940911769866943},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4388807713985443},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4285806715488434},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41922274231910706},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.41651108860969543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4063553214073181},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.39818519353866577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35432812571525574},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30406004190444946},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2941308319568634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14358219504356384},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09548592567443848},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2002.1181749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1864084232","https://openalex.org/W1924227955","https://openalex.org/W2030249353","https://openalex.org/W2066058136","https://openalex.org/W2071235072","https://openalex.org/W2088576840","https://openalex.org/W2109809207","https://openalex.org/W2122222688","https://openalex.org/W2123801140","https://openalex.org/W2131610230","https://openalex.org/W2133229660","https://openalex.org/W2161236811","https://openalex.org/W2171294065","https://openalex.org/W2171730259","https://openalex.org/W2172094206","https://openalex.org/W6636708803","https://openalex.org/W6678577286","https://openalex.org/W6685027220"],"related_works":["https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W2118697956","https://openalex.org/W2128920253","https://openalex.org/W2150046587","https://openalex.org/W2164349885","https://openalex.org/W1768820276","https://openalex.org/W1594445436"],"abstract_inverted_index":{"Testing":[0],"and":[1,15,50,63,75,79,86],"diagnosis":[2],"of":[3,46,95],"analog":[4,30,90],"circuits":[5],"continues":[6],"to":[7,19,82],"be":[8,99],"a":[9,28,47,80],"hard":[10],"task":[11],"for":[12,44,107,114],"test":[13,17,31,105,115],"engineers":[14],"efficient":[16],"methodologies":[18],"tackle":[20],"these":[21],"problems":[22],"are":[23,118],"needed.":[24],"This":[25],"paper":[26],"proposes":[27],"novel":[29],"method":[32],"using":[33],"time":[34],"slot":[35],"specification":[36],"(TSS)":[37],"based":[38,53],"built-in":[39,60,103],"current":[40,61],"sensors.":[41],"A":[42],"technique":[43],"location":[45],"fault":[48,51,77],"site":[49],"type,":[52],"on":[54],"TSS,":[55],"is":[56],"presented.":[57],"The":[58,92,111],"proposed":[59],"sense":[62],"decision":[64],"module":[65],"(BSDM),":[66],"in":[67,89],"association":[68],"with":[69,102],"TSS":[70],"analysis,":[71],"has":[72],"high":[73],"testability":[74],"good":[76],"coverage,":[78],"capability":[81],"diagnose":[83],"catastrophic":[84],"faults":[85,88],"parametric":[87],"circuits.":[91],"digital":[93,104],"output":[94],"the":[96],"BSDM":[97],"can":[98],"easily":[100],"combined":[101],"modules":[106],"mixed-signal":[108],"IC":[109],"testing.":[110],"general":[112],"heuristics":[113],"point":[116],"placement":[117],"also":[119],"described.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}