{"id":"https://openalex.org/W2150882024","doi":"https://doi.org/10.1109/ats.2002.1181748","title":"Test time reduction for I/sub DDQ/ testing by arranging test vectors","display_name":"Test time reduction for I/sub DDQ/ testing by arranging test vectors","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2150882024","doi":"https://doi.org/10.1109/ats.2002.1181748","mag":"2150882024"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2002.1181748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071523958","display_name":"Hiroyuki Yotsuyanagi","orcid":"https://orcid.org/0000-0002-4223-3705"},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yotsuyanagi","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Tokushima, Tokushima, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052190532","display_name":"Masaki Hashizume","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Hashizume","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Tokushima, Tokushima, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008535929","display_name":"T. Tamesada","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Tamesada","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Tokushima, Tokushima, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I922474255"],"apc_list":null,"apc_paid":null,"fwci":0.2479,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58041893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"j75 d i","issue":null,"first_page":"423","last_page":"428"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6781989336013794},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.626462996006012},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6143208146095276},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6065653562545776},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5389718413352966},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.511819064617157},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5072576403617859},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5059871077537537},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.503816545009613},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4439314007759094},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.42872992157936096},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3678198456764221},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3618376553058624},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3385387063026428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2564502954483032},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23350012302398682},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12927085161209106},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.08279642462730408},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07064303755760193}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6781989336013794},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.626462996006012},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6143208146095276},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6065653562545776},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5389718413352966},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.511819064617157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5072576403617859},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5059871077537537},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.503816545009613},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4439314007759094},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.42872992157936096},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3678198456764221},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3618376553058624},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3385387063026428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2564502954483032},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23350012302398682},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12927085161209106},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.08279642462730408},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07064303755760193},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2002.1181748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W86453134","https://openalex.org/W626647257","https://openalex.org/W2007826989","https://openalex.org/W2107511924","https://openalex.org/W2130958087","https://openalex.org/W2143645707","https://openalex.org/W2163135232","https://openalex.org/W3104443652","https://openalex.org/W6603492654","https://openalex.org/W6619820328","https://openalex.org/W6684059462"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W1588361197","https://openalex.org/W2117563988","https://openalex.org/W2147986372","https://openalex.org/W2161696808","https://openalex.org/W2074302528","https://openalex.org/W4240466429","https://openalex.org/W2098752843","https://openalex.org/W2137555930","https://openalex.org/W1979305473"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"test":[3,28,46,51,61,71],"time":[4,29,47,62,95],"reduction":[5],"for":[6,82,112],"I/sub":[7,13,31,49,64],"DDQ/":[8,14,32,50,65],"testing":[9,15,33],"is":[10,16,34,42,80],"discussed.":[11],"Although":[12],"known":[17],"to":[18,69,92,105],"be":[19],"effective":[20],"in":[21,24,107],"detecting":[22],"faults":[23],"CMOS":[25],"circuits,":[26],"the":[27,45,55,60,75,94,97,116,119],"of":[30,38,48,63,96,100,118],"larger":[35],"than":[36],"that":[37,44,74],"logic":[39,101],"testing.":[40],"It":[41],"shown":[43],"mostly":[52],"depends":[53],"on":[54],"switching":[56,76],"current.":[57],"To":[58],"reduce":[59],"testing,":[66],"a":[67,88,108],"procedure":[68,86],"arrange":[70],"vectors":[72],"such":[73],"current":[77],"quickly":[78],"disappears":[79],"proposed":[81],"combinational":[83],"circuits.":[84],"The":[85],"utilizes":[87],"unit":[89],"delay":[90],"model":[91],"estimate":[93],"last":[98],"transition":[99],"values":[102],"from":[103],"low":[104],"high":[106],"circuit.":[109],"Experimental":[110],"results":[111],"benchmark":[113],"circuits":[114],"show":[115],"effectiveness":[117],"procedure.":[120]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}