{"id":"https://openalex.org/W2154193702","doi":"https://doi.org/10.1109/ats.2002.1181738","title":"Effective error diagnosis for RTL designs in HDLs","display_name":"Effective error diagnosis for RTL designs in HDLs","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2154193702","doi":"https://doi.org/10.1109/ats.2002.1181738","mag":"2154193702"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2002.1181738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062204436","display_name":"Tai-Ying Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tai-Ying Jiang","raw_affiliation_strings":["Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068282636","display_name":"C.-N.J. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"C.-N.J. Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111925764","display_name":"Jing-Yang Jou","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Yang Jou","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062204436"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.7546,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74310765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"367"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.9203975200653076},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7645334601402283},{"id":"https://openalex.org/keywords/statement","display_name":"Statement (logic)","score":0.6069371700286865},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46380284428596497},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4231826066970825},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.35082918405532837},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0693526566028595}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.9203975200653076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7645334601402283},{"id":"https://openalex.org/C2777026412","wikidata":"https://www.wikidata.org/wiki/Q2684591","display_name":"Statement (logic)","level":2,"score":0.6069371700286865},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46380284428596497},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4231826066970825},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.35082918405532837},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0693526566028595},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2002.1181738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1488065032","https://openalex.org/W2120371405","https://openalex.org/W2121954536","https://openalex.org/W2127735256","https://openalex.org/W2133125655","https://openalex.org/W2144058903","https://openalex.org/W2144739191","https://openalex.org/W2148989788","https://openalex.org/W2154462766","https://openalex.org/W2165430630","https://openalex.org/W2295683841","https://openalex.org/W4230124513","https://openalex.org/W6682226616","https://openalex.org/W6696851094"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W4241418540","https://openalex.org/W1508895727","https://openalex.org/W2725786787","https://openalex.org/W4283160672","https://openalex.org/W2353986702"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2],"effective":[3],"approach":[4],"to":[5],"diagnose":[6],"multiple":[7],"design":[8],"errors":[9],"in":[10],"HDL":[11],"designs":[12],"with":[13],"only":[14],"one":[15],"erroneous":[16,29,41],"test":[17],"case.":[18],"Error":[19],"candidates":[20,62,77],"will":[21,43],"be":[22,44],"greatly":[23],"reduced":[24],"while":[25],"ensuring":[26],"that":[27,47,57],"true":[28],"statements":[30,51],"are":[31,52],"included":[32],"in.":[33],"The":[34],"probability":[35,71],"of":[36,60,72],"correctness":[37,73],"for":[38,69,74],"each":[39],"potential":[40,75],"statement":[42],"estimated":[45],"such":[46],"the":[48,58,67,70],"most":[49],"suspected":[50],"reported":[53],"first.":[54],"Experiments":[55],"show":[56],"size":[59],"error":[61,76],"is":[63,78],"indeed":[64],"small":[65],"and":[66],"estimation":[68],"accurate.":[79]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}