{"id":"https://openalex.org/W2151610905","doi":"https://doi.org/10.1109/ats.2002.1181695","title":"An access timing measurement unit of embedded memory","display_name":"An access timing measurement unit of embedded memory","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2151610905","doi":"https://doi.org/10.1109/ats.2002.1181695","mag":"2151610905"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2002.1181695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055163830","display_name":"S.W Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Rong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045190420","display_name":"Ming-Jun Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Jun Hsiao","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100885664","display_name":"Tsin\u2010Yuan Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsin-Yuan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":1.3947,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.81410423,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"104","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6674180030822754},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6360021233558655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6042450070381165},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5681043863296509},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5347954630851746},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5021839141845703},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.450540691614151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43567195534706116},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4214032292366028},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4103925824165344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2327168881893158},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17195025086402893}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6674180030822754},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6360021233558655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6042450070381165},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5681043863296509},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5347954630851746},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5021839141845703},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.450540691614151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43567195534706116},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4214032292366028},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4103925824165344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2327168881893158},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17195025086402893},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2002.1181695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2002.1181695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1714506282","https://openalex.org/W1849703000","https://openalex.org/W2098025827","https://openalex.org/W2118803820","https://openalex.org/W2127121528","https://openalex.org/W2127383597","https://openalex.org/W2143840301","https://openalex.org/W2170448152","https://openalex.org/W6679164699"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2023858428","https://openalex.org/W4247324130","https://openalex.org/W2538259895","https://openalex.org/W2126963364","https://openalex.org/W4400804331","https://openalex.org/W2617868873","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2168668096"],"abstract_inverted_index":{"As":[0],"deep":[1],"sub-micron":[2],"techniques":[3],"evolve,":[4],"embedded":[5,38,59],"memories":[6,60],"are":[7,17,31],"dominating":[8],"the":[9,12,26,35,43,48,81,90,98,102],"yield,":[10],"while":[11],"testing":[13,27,34],"and":[14,64,89],"measurement":[15,56,75,82],"issues":[16],"more":[18],"difficult":[19],"due":[20],"to":[21,72],"access":[22,54],"limitations.":[23],"To":[24],"solve":[25],"problem,":[28],"BIST":[29,100],"circuits":[30],"developed":[32],"for":[33,42,58],"functionality":[36],"of":[37],"memory,":[39],"but":[40],"not":[41],"AC":[44],"parameters.":[45],"Based":[46],"on":[47],"dual-slope":[49],"principle,":[50],"a":[51,112],"new":[52],"memory":[53],"time":[55],"unit":[57],"with":[61,76,97],"separate":[62],"time-to-voltage":[63],"voltage-to-time":[65],"architecture":[66],"is":[67,84,93,105],"proposed":[68],"in":[69],"this":[70],"paper":[71],"achieve":[73],"at-speed":[74],"50":[77],"ps":[78],"resolution,":[79],"where":[80],"error":[83,92],"smaller":[85],"than":[86],"one":[87],"LSB,":[88],"linearity":[91],"1.19%.":[94],"In":[95],"conjunction":[96],"March-based":[99],"circuit,":[101],"chip":[103],"area":[104],"262/spl":[106],"times/92":[107],"/spl":[108,114],"mu/m/sup":[109],"2/":[110],"under":[111],"0.35":[113],"mu/m":[115],"2P4M":[116],"CMOS":[117],"process.":[118]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}