{"id":"https://openalex.org/W4386486487","doi":"https://doi.org/10.1109/async58294.2023.10239589","title":"\u03b6: A Novel Approach for Mitigating Single Event Transient Effects in Quasi Delay Insensitive Logic","display_name":"\u03b6: A Novel Approach for Mitigating Single Event Transient Effects in Quasi Delay Insensitive Logic","publication_year":2023,"publication_date":"2023-07-16","ids":{"openalex":"https://openalex.org/W4386486487","doi":"https://doi.org/10.1109/async58294.2023.10239589"},"language":"en","primary_location":{"id":"doi:10.1109/async58294.2023.10239589","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/async58294.2023.10239589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034164933","display_name":"Zaheer Tabassam","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Zaheer Tabassam","raw_affiliation_strings":["Institute for Computer Engineering TU Wien,Vienna,Austria","Institute for Computer Engineering TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["Institute for Computer Engineering TU Wien,Vienna,Austria","Institute for Computer Engineering TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028131478","display_name":"Robert Najvirt","orcid":"https://orcid.org/0000-0003-2987-5137"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Robert Najvirt","raw_affiliation_strings":["Institute for Computer Engineering TU Wien,Vienna,Austria","Institute for Computer Engineering TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083725829","display_name":"Florian Huemer","orcid":"https://orcid.org/0000-0002-2776-7768"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Florian Huemer","raw_affiliation_strings":["Institute for Computer Engineering TU Wien,Vienna,Austria","Institute for Computer Engineering TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09455792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.9348522424697876},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6601055860519409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6539809107780457},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5369659662246704},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5090005397796631},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4892446994781494},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4455629885196686},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21750405430793762},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13845279812812805}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.9348522424697876},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6601055860519409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6539809107780457},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5369659662246704},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5090005397796631},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4892446994781494},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4455629885196686},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21750405430793762},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13845279812812805}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async58294.2023.10239589","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/async58294.2023.10239589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","display_name":"Life in Land","score":0.6100000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321181","display_name":"Austrian Science Fund","ror":"https://ror.org/013tf3c58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1599610804","https://openalex.org/W1837211735","https://openalex.org/W1981763008","https://openalex.org/W1988896543","https://openalex.org/W2048912901","https://openalex.org/W2107216007","https://openalex.org/W2107694153","https://openalex.org/W2109445343","https://openalex.org/W2117939640","https://openalex.org/W2121883482","https://openalex.org/W2122123384","https://openalex.org/W2139730793","https://openalex.org/W2554735846","https://openalex.org/W3034301158","https://openalex.org/W3042770083","https://openalex.org/W3082782712","https://openalex.org/W3094545593","https://openalex.org/W3143050471","https://openalex.org/W3178045019","https://openalex.org/W3206691215","https://openalex.org/W3207212022","https://openalex.org/W4239802325","https://openalex.org/W4242958062","https://openalex.org/W4310449170","https://openalex.org/W4313496443","https://openalex.org/W6605853022","https://openalex.org/W6797502504","https://openalex.org/W6927641043"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1603944672","https://openalex.org/W1851795671","https://openalex.org/W2146663621","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"Due":[0],"to":[1,13,53,80,111,127,190,202,223,264],"their":[2],"flexible":[3],"data":[4],"accepting":[5],"windows":[6],"Quasi":[7],"Delay-Insensitive":[8],"(QDI)":[9],"circuits":[10,34,176,268],"are":[11,123,150],"susceptible":[12],"environmental":[14],"effects":[15,83],"such":[16,33],"as":[17],"single":[18,58],"event":[19,59],"transients":[20],"(SETs).":[21],"Their":[22],"mode":[23],"of":[24,32,41,64,84,134,140,147,193,237,294,320],"operation":[25],"often":[26],"demands":[27],"that":[28,120],"the":[29,39,65,73,82,90,132,138,141,159,171,175,181,194,213,225,229,234,250,266,292,295,308,318],"combinational":[30,77,104,182,200,230,238,246,287,323],"logic":[31,78,91,231,251,288,324],"contains":[35],"storage":[36],"elements":[37,75],"in":[38,68,103,173,180],"form":[40],"Muller":[42],"C-element":[43],"(MCE)s.":[44],"This":[45,240],"fact":[46],"makes":[47],"it":[48],"likely":[49],"for":[50,248],"an":[51,57,207],"SETs":[52,85,102],"be":[54],"converted":[55],"into":[56],"upset":[60],"(SEU).":[61],"Nevertheless,":[62],"most":[63],"available":[66],"approaches":[67],"literature":[69],"focus":[70],"on":[71,89,212],"hardening":[72],"butter":[74,262,283],"between":[76],"blocks":[79],"mitigate":[81],"with":[86,153,259,285,301,307],"less":[87],"emphasis":[88],"itself.":[92],"In":[93],"this":[94,128,281],"work,":[95],"we":[96,219,278,297],"first":[97],"review":[98],"existing":[99],"techniques":[100,122,149,186,300],"addressing":[101],"logic.":[105,183,239],"We":[106,118,253],"analyze":[107],"and":[108],"compare":[109],"them":[110],"a":[112,191,221,260,275,302],"non-resilient":[113],"basic":[114,129],"QDI":[115],"circuit":[116,143,161,305],"template.":[117],"conclude":[119],"these":[121,148],"not":[124,243],"effective":[125],"compared":[126],"template":[130,284],"because":[131],"addition":[133],"extra":[135,154,245],"circuitry":[136],"increases":[137],"susceptibility":[139],"overall":[142,267],"towards":[144,271],"SETs.":[145,272],"Some":[146],"only":[151],"valid":[152],"assumptions,":[155],"one":[156],"is,":[157],"exempting":[158],"mitigating":[160],"part":[162,236],"from":[163],"fault":[164,314],"injection.":[165],"Another":[166],"main":[167],"limitation":[168],"is":[169],"concerning":[170],"way":[172],"which":[174,204],"flush":[177,224],"out":[178],"faults":[179],"The":[184,312],"proposed":[185],"can":[187],"easily":[188],"lead":[189],"violation":[192],"handshake":[195],"protocol":[196],"by":[197],"forcing":[198],"all":[199,299],"signals":[201],"zero,":[203],"may":[205],"introduce":[206],"additional":[208],"null":[209],"phase":[210],"depending":[211],"next":[214],"stage.":[215],"After":[216],"thorough":[217],"analysis,":[218],"present":[220],"technique":[222],"erroneous":[226],"value":[227],"within":[228],"while":[232],"maintaining":[233],"remaining":[235],"flushing":[241,257,289,325],"does":[242],"require":[244],"cycles":[247],"re-computing":[249],"value.":[252],"combine":[254],"our":[255,321],"novel":[256,322],"approach":[258],"resilient":[261,270,282],"style":[263],"make":[265],"highly":[269],"To":[273],"facilitate":[274],"fair":[276],"comparison":[277],"also":[279],"utilize":[280],"other":[286],"techniques.":[290],"For":[291],"evaluation":[293],"results,":[296],"simulate":[298],"16-bit":[303],"multiplier":[304],"realized":[306],"NanGate":[309],"15nm":[310],"library.":[311],"extensive":[313],"injection":[315],"experiments":[316],"show":[317],"resilience":[319],"approach.":[326]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}