{"id":"https://openalex.org/W4386493627","doi":"https://doi.org/10.1109/async58294.2023.10239574","title":"Core Interface Optimization for Multi-core Neuromorphic Processors","display_name":"Core Interface Optimization for Multi-core Neuromorphic Processors","publication_year":2023,"publication_date":"2023-07-16","ids":{"openalex":"https://openalex.org/W4386493627","doi":"https://doi.org/10.1109/async58294.2023.10239574"},"language":"en","primary_location":{"id":"doi:10.1109/async58294.2023.10239574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async58294.2023.10239574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101987785","display_name":"Zhe Su","orcid":"https://orcid.org/0000-0003-2883-6996"},"institutions":[{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Zhe Su","raw_affiliation_strings":["Institute of Neuroinformatics University of Zurich and ETH Zurich,Zurich,Switzerland","Institute of Neuroinformatics University of Zurich and ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics University of Zurich and ETH Zurich,Zurich,Switzerland","institution_ids":["https://openalex.org/I202697423","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics University of Zurich and ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I202697423","https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029928486","display_name":"Hyunjung Hwang","orcid":"https://orcid.org/0000-0003-3688-0962"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hyunjung Hwang","raw_affiliation_strings":["ETH Zurich,Zurich,Switzerland","ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092622432","display_name":"Tristan Torchet","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Tristan Torchet","raw_affiliation_strings":["ETH Zurich,Zurich,Switzerland","ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060241952","display_name":"Giacomo Indiveri","orcid":"https://orcid.org/0000-0002-7109-1689"},"institutions":[{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giacomo Indiveri","raw_affiliation_strings":["Institute of Neuroinformatics University of Zurich and ETH Zurich,Zurich,Switzerland","Institute of Neuroinformatics University of Zurich and ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics University of Zurich and ETH Zurich,Zurich,Switzerland","institution_ids":["https://openalex.org/I202697423","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics University of Zurich and ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I202697423","https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101987785"],"corresponding_institution_ids":["https://openalex.org/I202697423","https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.4016,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60354708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8496337532997131},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7120087146759033},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5221800804138184},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4953974485397339},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4931335151195526},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.46432676911354065},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.46272531151771545},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.445359468460083},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.44319042563438416},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4219883680343628},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4157754182815552},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3377777934074402},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30244964361190796},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.16283711791038513},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14063289761543274}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8496337532997131},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7120087146759033},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5221800804138184},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4953974485397339},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4931335151195526},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.46432676911354065},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.46272531151771545},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.445359468460083},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.44319042563438416},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4219883680343628},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4157754182815552},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3377777934074402},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30244964361190796},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.16283711791038513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14063289761543274},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async58294.2023.10239574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async58294.2023.10239574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2034602202","https://openalex.org/W2062143991","https://openalex.org/W2115072054","https://openalex.org/W2138913040","https://openalex.org/W2163288878","https://openalex.org/W2501518233","https://openalex.org/W2506323698","https://openalex.org/W2749476078","https://openalex.org/W2767853398","https://openalex.org/W2768020033","https://openalex.org/W2783525259","https://openalex.org/W3036607789","https://openalex.org/W3037965865","https://openalex.org/W3098807470","https://openalex.org/W3118103729","https://openalex.org/W3151328790","https://openalex.org/W3207166038","https://openalex.org/W4225981436","https://openalex.org/W4251474723","https://openalex.org/W4309264809","https://openalex.org/W6723951407","https://openalex.org/W6724340502"],"related_works":["https://openalex.org/W2884038052","https://openalex.org/W2135481122","https://openalex.org/W2115668703","https://openalex.org/W2982348224","https://openalex.org/W3161858668","https://openalex.org/W143296170","https://openalex.org/W4230671735","https://openalex.org/W3048238454","https://openalex.org/W4291518372","https://openalex.org/W3097355988"],"abstract_inverted_index":{"Hardware":[0],"implementations":[1],"of":[2,73,95,155,190,227],"Spiking":[3],"Neural":[4],"Networks":[5],"(SNNs)":[6],"represent":[7],"a":[8,87,174,192,224],"promising":[9],"approach":[10],"to":[11,24,47,60,141,223],"edge-computing":[12],"for":[13,99],"applications":[14],"that":[15,69,81],"require":[16],"low-power":[17],"and":[18,20,54,66,103,172,214,231],"low-latency,":[19],"which":[21,167],"cannot":[22],"resort":[23],"external":[25],"cloud-based":[26],"computing":[27],"services.":[28],"However,":[29],"most":[30],"solutions":[31],"proposed":[32,128],"so":[33],"far":[34],"either":[35],"support":[36],"only":[37,191],"relatively":[38],"small":[39],"networks,":[40],"or":[41],"take":[42],"up":[43],"significant":[44],"hardware":[45],"resources,":[46],"implement":[48],"large":[49],"networks.":[50],"To":[51],"realize":[52],"large-scale":[53],"scalable":[55],"SNNs":[56],"it":[57,91,200],"is":[58,86],"necessary":[59],"develop":[61],"an":[62,112],"efficient":[63],"asynchronous":[64,118,156,181,229],"communication":[65,85],"routing":[67,105,151],"fabric":[68],"enables":[70],"the":[71,78,93,100,104,116,131,142,188,203,211],"design":[72],"multi-core":[74,208],"architectures.":[75],"In":[76,107,197],"particular":[77],"core":[79,204],"interface":[80,205],"manages":[82],"inter-core":[83],"spike":[84],"crucial":[88],"component":[89],"as":[90,199],"represents":[92],"bottleneck":[94],"Power-Performance-Area":[96],"(PPA)":[97],"especially":[98],"arbitration":[101,113,144,212],"architecture":[102,213,216],"memory.":[106],"this":[108],"paper":[109],"we":[110,217],"present":[111],"mechanism":[114],"with":[115,146,161],"corresponding":[117],"encoding":[119],"pipeline":[120],"circuits,":[121],"based":[122],"on":[123],"hierarchical":[124],"arbiter":[125],"trees.":[126],"The":[127,150],"scheme":[129],"reduces":[130,202],"latency":[132],"by":[133],"more":[134],"than":[135],"70%":[136],"in":[137,177,195,207],"sparse-event":[138],"mode,":[139],"compared":[140],"state-of-the-art":[143],"architectures,":[145],"lower":[147],"area":[148],"cost.":[149],"memory":[152],"makes":[153],"use":[154],"Content":[157],"Addressable":[158],"Memory":[159],"(CAM)":[160],"Current":[162],"Sensing":[163],"Completion":[164],"Detection":[165],"(CSCD),":[166],"saves":[168],"approximately":[169],"46%":[170],"energy,":[171],"achieves":[173],"40%":[175],"increase":[176,194],"throughput":[178],"against":[179],"conventional":[180],"CAM":[182,215],"using":[183],"configurable":[184],"delay":[185],"lines,":[186],"at":[187],"cost":[189],"slight":[193],"area.":[196],"addition":[198],"radically":[201],"resources":[206],"neuromorphic":[209],"processors,":[210],"propose":[218],"can":[219],"be":[220],"also":[221],"applied":[222],"wide":[225],"range":[226],"general":[228],"circuits":[230],"systems.":[232]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}