{"id":"https://openalex.org/W2977619495","doi":"https://doi.org/10.1109/async.2019.00013","title":"A Transmission Line Enabled Deadlock Free Toroidal Network-on-Chip using Asynchronous Handshake Protocols","display_name":"A Transmission Line Enabled Deadlock Free Toroidal Network-on-Chip using Asynchronous Handshake Protocols","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2977619495","doi":"https://doi.org/10.1109/async.2019.00013","mag":"2977619495"},"language":"en","primary_location":{"id":"doi:10.1109/async.2019.00013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2019.00013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006791501","display_name":"Mackenzie J. Wibbels","orcid":"https://orcid.org/0000-0002-5426-9561"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mackenzie J. Wibbels","raw_affiliation_strings":["University of Utah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000373910","display_name":"Shomit Das","orcid":"https://orcid.org/0009-0000-8001-5517"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shomit Das","raw_affiliation_strings":["Advanced Micro Devices, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011258720","display_name":"Dheeraj Singh Takur","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dheeraj Singh Takur","raw_affiliation_strings":["Advanced Micro Devices, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010773240","display_name":"Venkata Nori","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkata Nori","raw_affiliation_strings":["University of Utah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113695022","display_name":"Kenneth S. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth S. Stevens","raw_affiliation_strings":["University of Utah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"36","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7781386375427246},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.7104125022888184},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6992229223251343},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6832506656646729},{"id":"https://openalex.org/keywords/grid-network","display_name":"Grid network","score":0.5530418753623962},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.484052836894989},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46732771396636963},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45882558822631836},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.43455058336257935},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4112113118171692},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3975793123245239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38886889815330505},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.24698802828788757},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.13811597228050232},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1012154221534729}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7781386375427246},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.7104125022888184},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6992229223251343},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6832506656646729},{"id":"https://openalex.org/C24337046","wikidata":"https://www.wikidata.org/wiki/Q4394138","display_name":"Grid network","level":3,"score":0.5530418753623962},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.484052836894989},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46732771396636963},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45882558822631836},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.43455058336257935},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4112113118171692},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3975793123245239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38886889815330505},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.24698802828788757},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.13811597228050232},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1012154221534729},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async.2019.00013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2019.00013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W130167763","https://openalex.org/W1501077214","https://openalex.org/W1565186333","https://openalex.org/W1604973310","https://openalex.org/W1971571455","https://openalex.org/W1983033281","https://openalex.org/W2022035810","https://openalex.org/W2034826265","https://openalex.org/W2038078388","https://openalex.org/W2046044884","https://openalex.org/W2063278390","https://openalex.org/W2068129030","https://openalex.org/W2087695688","https://openalex.org/W2097327903","https://openalex.org/W2104452403","https://openalex.org/W2109988118","https://openalex.org/W2118231264","https://openalex.org/W2121585416","https://openalex.org/W2126475076","https://openalex.org/W2137616570","https://openalex.org/W2148786145","https://openalex.org/W2154323564","https://openalex.org/W2154941994","https://openalex.org/W2160214168","https://openalex.org/W2162114684","https://openalex.org/W2165370369","https://openalex.org/W2170654632","https://openalex.org/W2343857192","https://openalex.org/W2736875234","https://openalex.org/W4251474723","https://openalex.org/W6605271731","https://openalex.org/W6661896507","https://openalex.org/W6679167355"],"related_works":["https://openalex.org/W2140591466","https://openalex.org/W2124260068","https://openalex.org/W2122502560","https://openalex.org/W2625369955","https://openalex.org/W2568855487","https://openalex.org/W77929507","https://openalex.org/W2909257077","https://openalex.org/W2356762050","https://openalex.org/W2977619495","https://openalex.org/W1982509952"],"abstract_inverted_index":{"Many":[0],"integrated":[1],"circuits":[2],"now":[3],"consist":[4],"of":[5,18,35,51,65,70,88,112],"multiple":[6],"processing":[7],"elements":[8],"that":[9,27,79],"can":[10],"be":[11],"regularly":[12],"tiled":[13],"across":[14],"the":[15,33,49,63,77,110],"two-dimensional":[16],"surface":[17],"a":[19,71,103,116],"die.":[20],"A":[21,86],"regular":[22],"grid-based":[23],"network-on-chip":[24,53],"shares":[25],"resources":[26],"simplify":[28],"communication":[29,58],"between":[30],"components":[31],"at":[32],"cost":[34],"increased":[36],"latency,":[37],"particularly":[38],"under":[39],"congestion.":[40],"This":[41],"work":[42],"reports":[43],"on":[44,92],"several":[45],"approaches":[46],"to":[47,56,83,122],"improve":[48],"quality":[50],"asynchronous":[52],"design,":[54],"applied":[55],"arrayed":[57],"networks.":[59],"First,":[60],"we":[61,108],"investigate":[62],"effect":[64],"replacing":[66],"long":[67],"\"wrap\"":[68],"lines":[69,75],"torus":[72,93],"with":[73],"transmission":[74],"and":[76,100,125],"advantages":[78],"this":[80],"method":[81,87],"contributes":[82],"such":[84],"designs.":[85],"deadlock":[89],"free":[90],"routing":[91],"networks":[94],"using":[95,115],"virtual":[96],"channels":[97],"is":[98],"proven":[99],"implemented":[101],"in":[102],"65nm":[104],"technology":[105],"process.":[106],"Finally,":[107],"evaluate":[109],"merits":[111],"these":[113],"designs":[114],"highly":[117],"accurate":[118],"Verilog":[119],"simulation":[120],"model":[121],"generate":[123],"performance":[124],"power":[126],"results.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}