{"id":"https://openalex.org/W2127819702","doi":"https://doi.org/10.1109/async.2004.1299306","title":"A eight-bit divider implemented in asynchronous pulse logic","display_name":"A eight-bit divider implemented in asynchronous pulse logic","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2127819702","doi":"https://doi.org/10.1109/async.2004.1299306","mag":"2127819702"},"language":"en","primary_location":{"id":"doi:10.1109/async.2004.1299306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2004.1299306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071046183","display_name":"M. Nystrom","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Nystrom","raw_affiliation_strings":["Department of Computer Science, California Institute of Technology, Pasadena, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010964466","display_name":"E. Ou","orcid":"https://orcid.org/0000-0002-7935-8288"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]},{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Ou","raw_affiliation_strings":["Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","Division of Engineering and Applied Science, Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"Division of Engineering and Applied Science, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113509326","display_name":"Alain J. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.J. Martin","raw_affiliation_strings":["Department of Computer Science, California Institute of Technology, Pasadena, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7435216903686523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7336095571517944},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.581438422203064},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5325599908828735},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5264495015144348},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5103049278259277},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.4778285026550293},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46071892976760864},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4595140516757965},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.45442748069763184},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.44564688205718994},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44061803817749023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43349334597587585},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4179452955722809},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36744582653045654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.276774525642395},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2630235552787781},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17968496680259705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1293206810951233},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08247801661491394}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7435216903686523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7336095571517944},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.581438422203064},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5325599908828735},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5264495015144348},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5103049278259277},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.4778285026550293},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46071892976760864},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4595140516757965},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.45442748069763184},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.44564688205718994},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44061803817749023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43349334597587585},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4179452955722809},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36744582653045654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.276774525642395},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2630235552787781},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17968496680259705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1293206810951233},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08247801661491394},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async.2004.1299306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2004.1299306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W1676298248","https://openalex.org/W1809169466","https://openalex.org/W1885945138","https://openalex.org/W1951899050","https://openalex.org/W2010556856","https://openalex.org/W2029005287","https://openalex.org/W2062118044","https://openalex.org/W2101317259","https://openalex.org/W2104105510","https://openalex.org/W2106545930","https://openalex.org/W2108454771","https://openalex.org/W2124580636","https://openalex.org/W2134829921","https://openalex.org/W2136526569","https://openalex.org/W2161331676"],"related_works":["https://openalex.org/W1984298705","https://openalex.org/W2165341302","https://openalex.org/W4247130854","https://openalex.org/W4212803501","https://openalex.org/W1482079447","https://openalex.org/W2127795343","https://openalex.org/W2140883893","https://openalex.org/W2509427415","https://openalex.org/W1887481132","https://openalex.org/W2164238054"],"abstract_inverted_index":{"Asynchronous":[0],"pulse":[1],"logic":[2],"(APL)":[3],"is":[4,80],"an":[5,58],"adaptation":[6],"of":[7,33,57,71,88,95],"quasi":[8],"delay-insensitive":[9],"(QDI)":[10],"techniques":[11,37],"using":[12],"easily":[13],"controllable":[14],"timing":[15],"assumptions":[16],"that":[17,78],"speed":[18],"up":[19],"the":[20,24,30,72],"handshakes":[21],"without":[22],"changing":[23],"high-level":[25],"dataflow":[26],"model.":[27],"We":[28,49],"review":[29],"basic":[31],"properties":[32],"APL":[34],"circuits":[35],"and":[36,42],"for":[38],"describing":[39],"them":[40,44],"in":[41],"compiling":[43],"from":[45,67],"a":[46,51,85,93],"higher-level":[47],"representation.":[48],"describe":[50,64],"reasonably":[52],"complex":[53,90],"test":[54,73],"chip":[55],"consisting":[56],"8-bit":[59],"integer":[60],"divider.":[61],"Finally,":[62],"we":[63],"performance":[65],"results":[66,76],"low-level":[68],"SPICE":[69],"simulations":[70],"chip.":[74],"The":[75],"show":[77],"it":[79],"possible":[81],"to":[82],"design,":[83],"with":[84,92],"high":[86],"degree":[87],"automation,":[89],"systems":[91],"throughput":[94],"10":[96],"CMOS":[97],"transitions":[98],"(less":[99],"than":[100],"15":[101],"F04":[102],"delays)":[103],"per":[104],"cycle.":[105]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}