{"id":"https://openalex.org/W2132492038","doi":"https://doi.org/10.1109/async.2004.1299291","title":"High performance asynchronous ASIC back-end design flow using single-track full-buffer standard cells","display_name":"High performance asynchronous ASIC back-end design flow using single-track full-buffer standard cells","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2132492038","doi":"https://doi.org/10.1109/async.2004.1299291","mag":"2132492038"},"language":"en","primary_location":{"id":"doi:10.1109/async.2004.1299291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2004.1299291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059288034","display_name":"Marcos Ferretti","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Ferretti","raw_affiliation_strings":["Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA, USA","Dept. of Eletrical Eng. Syst., Southern California Univ., Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]},{"raw_affiliation_string":"Dept. of Eletrical Eng. Syst., Southern California Univ., Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047454489","display_name":"Recep O. Ozdag","orcid":"https://orcid.org/0000-0001-5247-5591"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.O. Ozdag","raw_affiliation_strings":["Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA, USA","Dept. of Eletrical Eng. Syst., Southern California Univ., Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]},{"raw_affiliation_string":"Dept. of Eletrical Eng. Syst., Southern California Univ., Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.A. Beerel","raw_affiliation_strings":["Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA, USA","Dept. of Eletrical Eng. Syst., Southern California Univ., Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]},{"raw_affiliation_string":"Dept. of Eletrical Eng. Syst., Southern California Univ., Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1 2","issue":null,"first_page":"95","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7555652856826782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7311750054359436},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6583552956581116},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6103845238685608},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6074430346488953},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6004315614700317},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5512368679046631},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5264179110527039},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.49683907628059387},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43751251697540283},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4204157888889313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36760544776916504},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.258286714553833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.25212377309799194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1597295105457306},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14185264706611633},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08466169238090515}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7555652856826782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7311750054359436},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6583552956581116},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6103845238685608},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6074430346488953},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6004315614700317},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5512368679046631},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5264179110527039},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.49683907628059387},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43751251697540283},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4204157888889313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36760544776916504},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.258286714553833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25212377309799194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1597295105457306},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14185264706611633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08466169238090515},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async.2004.1299291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2004.1299291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W1494193640","https://openalex.org/W1544623790","https://openalex.org/W1546435617","https://openalex.org/W1600133697","https://openalex.org/W1986303107","https://openalex.org/W2101317259","https://openalex.org/W2104105510","https://openalex.org/W2106545930","https://openalex.org/W2108454771","https://openalex.org/W2114983465","https://openalex.org/W2141718959","https://openalex.org/W2161247343","https://openalex.org/W2161331676","https://openalex.org/W2163239939","https://openalex.org/W2168543008","https://openalex.org/W2171376159","https://openalex.org/W3143002681","https://openalex.org/W4241322097","https://openalex.org/W6632697719","https://openalex.org/W6676525105"],"related_works":["https://openalex.org/W2107668765","https://openalex.org/W2889102485","https://openalex.org/W2388299947","https://openalex.org/W2134697552","https://openalex.org/W4385831984","https://openalex.org/W3047211184","https://openalex.org/W2158494242","https://openalex.org/W2169589717","https://openalex.org/W2097839191","https://openalex.org/W2070693700"],"abstract_inverted_index":{"This":[0,32,65],"work":[1],"presents":[2],"a":[3,39,109,115,129],"back-end":[4],"design":[5],"flow":[6,33],"for":[7],"high":[8],"performance":[9],"asynchronous":[10,41,101],"ASICs":[11],"using":[12],"single-track":[13],"full-buffer":[14],"(STFB)":[15],"standard":[16,20,50],"cells":[17,51],"and":[18,30,36,44,55,120,133],"industry":[19],"CAD":[21],"tools":[22],"to":[23],"perform":[24],"schematic":[25],"capture,":[26],"simulation,":[27],"layout,":[28],"placement":[29],"routing.":[31],"is":[34],"demonstrated":[35],"evaluated":[37],"on":[38],"64-bit":[40,100],"prefix":[42,102],"adder":[43,103],"its":[45],"test":[46],"circuitry.":[47],"The":[48],"STFB":[49,98],"provide":[52],"low":[53],"latency":[54,110],"fast":[56],"cycle-times":[57],"at":[58,122],"the":[59,77,91],"expense":[60],"of":[61,111,117,131],"some":[62],"timing":[63],"assumptions.":[64],"paper":[66],"demonstrates":[67],"that,":[68],"by":[69],"controlling":[70],"top-block":[71],"sizes":[72],"and/or":[73],"wire":[74],"length":[75],"within":[76],"place":[78],"&":[79],"route":[80],"flow,":[81],"ultra-high-performance":[82],"circuits":[83],"can":[84],"be":[85],"automatically":[86],"designed.":[87],"In":[88],"particular,":[89],"in":[90],"TSMC":[92],"0.25/spl":[93],"mu/m":[94],"process":[95,124],"our":[96],"post-layout":[97],"standard-cell":[99],"requires":[104],"0.96":[105],"mm/sup":[106],"2/,":[107],"offers":[108],"2.1":[112],"ns,":[113],"has":[114],"throughput":[116],"1.4":[118],"GHz,":[119],"operates":[121],"five":[123],"corners":[125],"as":[126,128],"well":[127],"wide-range":[130],"temperatures":[132],"voltages.":[134]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}