{"id":"https://openalex.org/W2127574189","doi":"https://doi.org/10.1109/async.2003.1199181","title":"Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications","display_name":"Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications","publication_year":2003,"publication_date":"2003-10-08","ids":{"openalex":"https://openalex.org/W2127574189","doi":"https://doi.org/10.1109/async.2003.1199181","mag":"2127574189"},"language":"en","primary_location":{"id":"doi:10.1109/async.2003.1199181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2003.1199181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078574928","display_name":"Yee William Li","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yee William Li","raw_affiliation_strings":["Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000063804","display_name":"G. Patounakis","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Patounakis","raw_affiliation_strings":["Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102898765","display_name":"Anup Jose","orcid":"https://orcid.org/0000-0003-1036-1099"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Jose","raw_affiliation_strings":["Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002706979","display_name":"Kenneth L. Shepard","orcid":"https://orcid.org/0000-0003-0665-6775"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.L. Shepard","raw_affiliation_strings":["Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia Integrated Systems Laboratory, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"[Columbia Integrated Syst. Lab, Columbia Univ., New York, NY, USA]","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023548648","display_name":"Steven M. Nowick","orcid":"https://orcid.org/0000-0002-8837-8109"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Nowick","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York, NY, USA","Department of Computer Science , Columbia University, New York, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Department of Computer Science , Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":1.4172,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.82813905,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"45","issue":null,"first_page":"216","last_page":"225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9604273438453674},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7476252913475037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6703623533248901},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5274285078048706},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.5191140174865723},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4904422461986542},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4860687553882599},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.45483842492103577},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4311710596084595},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4244045317173004},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.4243232309818268},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4113048315048218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40910738706588745},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33175984025001526},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2368420660495758},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17679163813591003}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9604273438453674},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7476252913475037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6703623533248901},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5274285078048706},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.5191140174865723},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4904422461986542},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4860687553882599},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.45483842492103577},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4311710596084595},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4244045317173004},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.4243232309818268},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4113048315048218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40910738706588745},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33175984025001526},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2368420660495758},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17679163813591003},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/async.2003.1199181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2003.1199181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.73.1539","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.1539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cisl.columbia.edu/faculty/shepard/publications/async2003.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1583778827","https://openalex.org/W1944261027","https://openalex.org/W2001531965","https://openalex.org/W2009818569","https://openalex.org/W2027372483","https://openalex.org/W2064169027","https://openalex.org/W2085583524","https://openalex.org/W2095755461","https://openalex.org/W2098143668","https://openalex.org/W2099350045","https://openalex.org/W2099397965","https://openalex.org/W2100483769","https://openalex.org/W2101095113","https://openalex.org/W2108730429","https://openalex.org/W2115052657","https://openalex.org/W2121190917","https://openalex.org/W2123330451","https://openalex.org/W2124580636","https://openalex.org/W2124907472","https://openalex.org/W2135036197","https://openalex.org/W2145973680","https://openalex.org/W2147519950","https://openalex.org/W2154009443","https://openalex.org/W2161331676","https://openalex.org/W2161737488","https://openalex.org/W2161909302","https://openalex.org/W2162293136","https://openalex.org/W2162690634","https://openalex.org/W2162783922","https://openalex.org/W2168281491","https://openalex.org/W2169065640","https://openalex.org/W2169278276","https://openalex.org/W4231905827","https://openalex.org/W4232078752","https://openalex.org/W4242422715","https://openalex.org/W4243835011","https://openalex.org/W4243899494","https://openalex.org/W4248720398","https://openalex.org/W6675054460","https://openalex.org/W6682832998","https://openalex.org/W6683786212","https://openalex.org/W6823577184"],"related_works":["https://openalex.org/W2443567922","https://openalex.org/W1976634368","https://openalex.org/W2141691012","https://openalex.org/W2158554422","https://openalex.org/W782195220","https://openalex.org/W2587244181","https://openalex.org/W2070191702","https://openalex.org/W2078224011","https://openalex.org/W1991794334","https://openalex.org/W2405415613"],"abstract_inverted_index":{"Adaptive":[0],"control":[1],"of":[2,8,24,54,63,89],"the":[3,9,22,60,64,90,94,99],"power":[4,61,86],"supply":[5,62],"is":[6,66],"one":[7],"most":[10],"effective":[11],"variables":[12],"to":[13,71],"achieve":[14],"energy-efficient":[15],"computation.":[16],"In":[17],"this":[18],"work,":[19],"we":[20],"describe":[21],"development":[23],"a":[25],"high-performance":[26],"asynchronous":[27,91],"micropipelined":[28],"datapath":[29,65],"that":[30,80],"provides":[31],"robust":[32],"interfaces":[33],"across":[34],"voltage":[35,39,100],"domains,":[36],"performing":[37],"appropriate":[38],"level":[40],"conversions":[41],"and":[42,84],"operating":[43],"between":[44],"stages":[45],"with":[46],"fanout-of-four":[47],"delays":[48],"differing":[49],"by":[50],"almost":[51],"two":[52],"orders":[53],"magnitude.":[55],"With":[56],"software-specified":[57],"throughput":[58],"requirements,":[59],"scaled":[67],"from":[68],"2.5":[69],"V":[70],"600":[72],"mV":[73],"using":[74],"an":[75],"on-chip":[76],"dc-dc":[77],"conversion":[78],"system":[79],"combines":[81],"linear":[82],"regulators":[83],"switched-capacitor":[85],"supplies.":[87],"Because":[88],"design":[92],"style,":[93],"processor":[95],"operates":[96],"continuously":[97],"during":[98],"scaling":[101],"transitions.":[102]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}