{"id":"https://openalex.org/W2105477274","doi":"https://doi.org/10.1109/async.2003.1199178","title":"Control signal sharing using data-path delay information at control data flow graph descriptions","display_name":"Control signal sharing using data-path delay information at control data flow graph descriptions","publication_year":2003,"publication_date":"2003-10-08","ids":{"openalex":"https://openalex.org/W2105477274","doi":"https://doi.org/10.1109/async.2003.1199178","mag":"2105477274"},"language":"en","primary_location":{"id":"doi:10.1109/async.2003.1199178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2003.1199178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101457695","display_name":"Hiroshi Saito","orcid":"https://orcid.org/0000-0002-5667-4085"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Saito","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002550112","display_name":"E. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"E. Kim","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075035450","display_name":"Nattha Sretasereekul","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Sretasereekul","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015068403","display_name":"Masayuki Imai","orcid":"https://orcid.org/0000-0002-1400-7794"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Imai","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090578339","display_name":"Hiroshi Nakamura","orcid":"https://orcid.org/0009-0005-6505-1903"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Nakamura","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073211567","display_name":"Takashi Nanya","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Nanya","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14580093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e80 d","issue":null,"first_page":"184","last_page":"193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.709885835647583},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6483339071273804},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.5491131544113159},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5114504098892212},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5098775625228882},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44945400953292847},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.4318862557411194},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4027253985404968},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3511081337928772},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.33426040410995483},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2925592064857483},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19481635093688965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09123635292053223}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.709885835647583},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6483339071273804},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.5491131544113159},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5114504098892212},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5098775625228882},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44945400953292847},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.4318862557411194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4027253985404968},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3511081337928772},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.33426040410995483},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2925592064857483},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19481635093688965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09123635292053223},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async.2003.1199178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2003.1199178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W101515164","https://openalex.org/W195648639","https://openalex.org/W1554812212","https://openalex.org/W2119366148","https://openalex.org/W2138205475","https://openalex.org/W2160823654","https://openalex.org/W2161247343","https://openalex.org/W2168226272","https://openalex.org/W2168637839","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W1978458693","https://openalex.org/W59945861","https://openalex.org/W2673800974","https://openalex.org/W1551967076","https://openalex.org/W2151163382","https://openalex.org/W4256382613","https://openalex.org/W157109213","https://openalex.org/W2062771600","https://openalex.org/W2355868860","https://openalex.org/W1655426301"],"abstract_inverted_index":{"Due":[0],"to":[1],"the":[2,30,37,44,49,51,59,71,88,93],"state":[3],"explosion":[4],"problem,":[5,20],"signal":[6,25],"transition":[7],"graph":[8,84],"based":[9],"asynchronous":[10],"circuit":[11],"synthesis":[12],"cannot":[13],"handle":[14],"large":[15],"specifications.":[16],"To":[17],"overcome":[18],"this":[19],"we":[21],"propose":[22],"two":[23],"control":[24,72,82,105],"sharing":[26,56],"methods":[27],"by":[28,55,110],"using":[29],"delay":[31,91],"information":[32],"of":[33,39,46,53,61,73,92,104],"data-path":[34,94],"circuit.":[35,95],"Since":[36],"number":[38,45,60,103],"states":[40,62],"is":[41,78],"exponential":[42,64],"with":[43],"signals":[47,54,106],"in":[48,63,100],"synthesis,":[50],"reduction":[52],"can":[57,107],"reduce":[58],"order.":[65],"They":[66],"are":[67,98],"carried":[68],"out":[69],"at":[70],"data":[74],"path":[75,90],"operations":[76],"which":[77],"represented":[79],"as":[80],"a":[81,102],"flow":[83],"description,":[85],"without":[86],"sacrificing":[87],"critical":[89],"Experimental":[96],"results":[97],"encouraging":[99],"that":[101],"be":[108],"shared":[109],"our":[111],"methods.":[112]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}