{"id":"https://openalex.org/W2138921574","doi":"https://doi.org/10.1109/async.2003.1199174","title":"Self-timed ring for globally-asynchronous locally-synchronous systems","display_name":"Self-timed ring for globally-asynchronous locally-synchronous systems","publication_year":2003,"publication_date":"2003-10-08","ids":{"openalex":"https://openalex.org/W2138921574","doi":"https://doi.org/10.1109/async.2003.1199174","mag":"2138921574"},"language":"en","primary_location":{"id":"doi:10.1109/async.2003.1199174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2003.1199174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017093188","display_name":"T. Villiger","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"T. Villiger","raw_affiliation_strings":["Integrated Systems Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","[Integrated Syst. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":[]},{"raw_affiliation_string":"[Integrated Syst. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060760240","display_name":"H. Kaslin","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"H. Kaslin","raw_affiliation_strings":["Microelectronics Design Center, Swiss Federal Institute of Technology, Zurich, Switzerland","[Microelectronics Design Center, Swiss Federal Institute of Technology, Zurich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Microelectronics Design Center, Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Microelectronics Design Center, Swiss Federal Institute of Technology, Zurich, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"F.K. Gurkaynak","raw_affiliation_strings":["IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","[IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067717463","display_name":"S. Oetiker","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"S. Oetiker","raw_affiliation_strings":["IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","[IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004540330","display_name":"Wolf F\u00efchtner","orcid":"https://orcid.org/0000-0001-6013-4674"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"W. Fichtner","raw_affiliation_strings":["IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","[IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland]"],"affiliations":[{"raw_affiliation_string":"IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[IntegratedSystem s Laboratory, Swiss Federal Institute of Technology, Zurich, Switzerland]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017093188"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.018,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.96555082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8814707398414612},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7563230991363525},{"id":"https://openalex.org/keywords/communication-source","display_name":"Communication source","score":0.7184246182441711},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6974624395370483},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6397639513015747},{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.6290367245674133},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.48177239298820496},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44802507758140564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44015222787857056},{"id":"https://openalex.org/keywords/circuit-switching","display_name":"Circuit switching","score":0.41108179092407227},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3526499271392822},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32733601331710815},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3261670470237732},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16190996766090393}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8814707398414612},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7563230991363525},{"id":"https://openalex.org/C198104137","wikidata":"https://www.wikidata.org/wiki/Q974688","display_name":"Communication source","level":2,"score":0.7184246182441711},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6974624395370483},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6397639513015747},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.6290367245674133},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.48177239298820496},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44802507758140564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44015222787857056},{"id":"https://openalex.org/C74294265","wikidata":"https://www.wikidata.org/wiki/Q506273","display_name":"Circuit switching","level":2,"score":0.41108179092407227},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3526499271392822},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32733601331710815},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3261670470237732},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16190996766090393},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/async.2003.1199174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2003.1199174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.111.6143","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.111.6143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utah.edu/classes/cs6943/papers/strgals.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.127.1209","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.127.1209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.iis.ee.ethz.ch/async/pub/async2003_paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","score":0.8100000023841858,"display_name":"Life below water"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320998","display_name":"Kommission f\u00fcr Technologie und Innovation","ror":"https://ror.org/012y9zp98"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1500359059","https://openalex.org/W1537297184","https://openalex.org/W1602777099","https://openalex.org/W1609287256","https://openalex.org/W1914036602","https://openalex.org/W2058948603","https://openalex.org/W2113936155","https://openalex.org/W2117897741","https://openalex.org/W2120480196","https://openalex.org/W2138356887","https://openalex.org/W2157617940","https://openalex.org/W2168221955","https://openalex.org/W6684383791"],"related_works":["https://openalex.org/W4249165909","https://openalex.org/W2783437851","https://openalex.org/W1672137312","https://openalex.org/W2993833576","https://openalex.org/W2776877297","https://openalex.org/W3125718803","https://openalex.org/W1650483958","https://openalex.org/W2320869333","https://openalex.org/W2127920220","https://openalex.org/W2049402143"],"abstract_inverted_index":{"The":[0],"lack":[1],"of":[2,57,116],"proven":[3],"mechanisms":[4],"for":[5,17],"transferring":[6],"data":[7,97,114],"between":[8],"multiple":[9],"synchronous":[10,22],"islands":[11,75],"has":[12],"been":[13],"a":[14,32,46,49,89,96,107,112],"major":[15],"impediment":[16],"applying":[18],"globally":[19],"asynchronous":[20],"locally":[21],"(GALS)":[23],"techniques":[24],"to":[25,39,71,94,102],"SoC":[26],"design.":[27],"We":[28],"have":[29],"implemented":[30],"on":[31],"VLSI":[33],"test":[34],"chip":[35],"three":[36],"alternative":[37],"solutions":[38],"fill":[40],"the":[41,58,73,85],"gap:":[42],"an":[43],"arbitrated":[44],"bus,":[45],"switch,":[47],"and":[48,54,81],"self-timed":[50],"ring.":[51],"Circuit":[52],"details":[53],"various":[55],"extensions":[56],"basic":[59],"ring":[60,69,108],"structure":[61],"are":[62],"also":[63],"being":[64],"discussed.":[65],"These":[66],"include":[67],"bypassing":[68],"transceivers":[70,82],"free":[72],"local":[74],"from":[76],"managing":[77],"en":[78],"route":[79],"traffic":[80],"that":[83],"inform":[84],"sender":[86],"in":[87],"case":[88],"defective":[90],"receiver":[91],"is":[92,100],"unable":[93],"accept":[95],"item.":[98],"This":[99],"indispensable":[101],"prevent":[103],"any":[104],"deadlocks.":[105],"For":[106],"with":[109],"five":[110],"nodes":[111],"total":[113],"throughput":[115],"520":[117],"MegaDataPackets/s":[118],"was":[119],"achieved.":[120]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}