{"id":"https://openalex.org/W2122623069","doi":"https://doi.org/10.1109/async.2002.1000310","title":"SPA - a synthesisable Amulet core for smartcard applications","display_name":"SPA - a synthesisable Amulet core for smartcard applications","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2122623069","doi":"https://doi.org/10.1109/async.2002.1000310","mag":"2122623069"},"language":"en","primary_location":{"id":"doi:10.1109/async.2002.1000310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015816826","display_name":"Luis A. Plana","orcid":"https://orcid.org/0000-0002-6113-3929"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"L.A. Plana","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051042720","display_name":"P.A. Riocreux","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.A. Riocreux","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012687685","display_name":"W.J. Bainbridge","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W.J. Bainbridge","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037525378","display_name":"Andrew Bardsley","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Bardsley","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053098822","display_name":"Jim Garside","orcid":"https://orcid.org/0000-0001-8812-4742"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.D. Garside","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047132316","display_name":"Steve Temple","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Temple","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5015816826"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":9.4438,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.97890358,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7708125114440918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7571933269500732},{"id":"https://openalex.org/keywords/smart-card","display_name":"Smart card","score":0.6482034921646118},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6314653754234314},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5899062156677246},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5470097064971924},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.536984920501709},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5273122191429138},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4891720116138458},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4824531674385071},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4509151577949524},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.44329091906547546},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3408217430114746},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3219301104545593},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25917086005210876},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20538318157196045},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10473385453224182}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7708125114440918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7571933269500732},{"id":"https://openalex.org/C110406131","wikidata":"https://www.wikidata.org/wiki/Q41349","display_name":"Smart card","level":2,"score":0.6482034921646118},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6314653754234314},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5899062156677246},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5470097064971924},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.536984920501709},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5273122191429138},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4891720116138458},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4824531674385071},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4509151577949524},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.44329091906547546},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3408217430114746},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3219301104545593},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25917086005210876},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20538318157196045},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10473385453224182},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/async.2002.1000310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/e8cfd5c1-a552-4738-98a9-73eea4f6a537","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/e8cfd5c1-a552-4738-98a9-73eea4f6a537","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Plana, L A, Riocreux, P A, Bainbridge, W J, Bardsley, A, Garside, J D & Temple, S 2002, SPA - A synthesisable amulet core for smartcard applications. in Proceedings - International Symposium on Asynchronous Circuits and Systems|Proc. Int. Symp. Asynchr. Circuits Syst.. pp. 201-210, 8th International Symposium on Asynchronous Circuits and Systems, ASYNC 2002, Manchester, 1/07/02. https://doi.org/10.1109/ASYNC.2002.1000310","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/e8cfd5c1-a552-4738-98a9-73eea4f6a537","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/spa--a-synthesisable-amulet-core-for-smartcard-applications(e8cfd5c1-a552-4738-98a9-73eea4f6a537).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Plana, L A, Riocreux, P A, Bainbridge, W J, Bardsley, A, Garside, J D & Temple, S 2002, SPA - A synthesisable amulet core for smartcard applications. in Proceedings - International Symposium on Asynchronous Circuits and Systems|Proc. Int. Symp. Asynchr. Circuits Syst.. pp. 201-210, 8th International Symposium on Asynchronous Circuits and Systems, ASYNC 2002, Manchester, 1/07/02. https://doi.org/10.1109/ASYNC.2002.1000310","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1582500475","https://openalex.org/W1582900148","https://openalex.org/W1585465727","https://openalex.org/W2021060711","https://openalex.org/W2034584893","https://openalex.org/W2052771421","https://openalex.org/W2106783962","https://openalex.org/W2108432348","https://openalex.org/W2132339613","https://openalex.org/W2138000055","https://openalex.org/W2138356887","https://openalex.org/W2157617940","https://openalex.org/W2294567748","https://openalex.org/W2739649174","https://openalex.org/W3145830094","https://openalex.org/W6635027031","https://openalex.org/W6680530115"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2041787842","https://openalex.org/W2059422871"],"abstract_inverted_index":{"SPA":[0,42],"is":[1,43,51,68,86],"a":[2,15,90],"synthesised,":[3],"self-timed,":[4],"ARM-compatible":[5],"processor":[6],"core.":[7],"The":[8,64],"use":[9],"of":[10,33,58,94,103],"synthesis":[11,66],"was":[12],"mandated":[13],"by":[14],"need":[16],"for":[17],"rapid":[18],"implementation.":[19],"This":[20],"has":[21],"proved":[22],"to":[23,54,70,77,99],"be":[24],"very":[25],"effective,":[26],"albeit":[27],"with":[28,38,74,89],"increased":[29],"cost":[30],"in":[31,45,61],"terms":[32],"area":[34],"and":[35],"performance":[36],"compared":[37],"earlier":[39],"non-synthesised":[40],"processors.":[41],"employed":[44,98],"an":[46],"experimental":[47],"smartcard":[48],"chip":[49],"which":[50],"being":[52,87,97],"designed":[53],"evaluate":[55],"the":[56,101,104],"applicability":[57],"self-timed":[59],"logic":[60,73],"security-sensitive":[62],"devices.":[63],"Balsa":[65],"system":[67],"used":[69],"generate":[71],"dual-rail":[72],"some":[75],"enhancements":[76],"improve":[78],"security":[79],"against":[80],"non-invasive":[81],"attacks.":[82],"A":[83],"complete":[84],"system-on-chip":[85],"synthesised":[88],"only":[91],"small":[92],"amount":[93],"hand":[95],"design":[96],"boost":[100],"throughput":[102],"on-chip":[105],"interconnection":[106],"system.":[107]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}