{"id":"https://openalex.org/W2159042429","doi":"https://doi.org/10.1109/async.2002.1000307","title":"Testing of asynchronous designs by \"inappropriate\" means. Synchronous approach","display_name":"Testing of asynchronous designs by \"inappropriate\" means. Synchronous approach","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2159042429","doi":"https://doi.org/10.1109/async.2002.1000307","mag":"2159042429"},"language":"en","primary_location":{"id":"doi:10.1109/async.2002.1000307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069752974","display_name":"A. Kondratyev","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Kondratyev","raw_affiliation_strings":["Cadence Berkeley Laboratories, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Berkeley Laboratories, Berkeley, CA, USA","institution_ids":["https://openalex.org/I66217453","https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010165923","display_name":"Lief Sorensen","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Sorensen","raw_affiliation_strings":["Theseus Logic, Inc., Maitland, FL, USA"],"affiliations":[{"raw_affiliation_string":"Theseus Logic, Inc., Maitland, FL, USA","institution_ids":["https://openalex.org/I204086833"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003490882","display_name":"A. Streich","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Streich","raw_affiliation_strings":["Theseus Logic, Inc., Maitland, FL, USA"],"affiliations":[{"raw_affiliation_string":"Theseus Logic, Inc., Maitland, FL, USA","institution_ids":["https://openalex.org/I204086833"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069752974"],"corresponding_institution_ids":["https://openalex.org/I148283060","https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":2.6409,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.89436448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8356775641441345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7088055610656738},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6705682277679443},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.498382568359375},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4867999255657196},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4247710406780243},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.362140953540802},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3480353057384491},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.225408136844635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1909065842628479},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11030465364456177}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8356775641441345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7088055610656738},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6705682277679443},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.498382568359375},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4867999255657196},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4247710406780243},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.362140953540802},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3480353057384491},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.225408136844635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1909065842628479},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11030465364456177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/async.2002.1000307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.108.3738","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.108.3738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://wsda.net/lief/pub_scan.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.9291","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.9291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cadence.com/company/cadence_labs/kalex_async_2002_testing.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"No poverty","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/1"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1483902580","https://openalex.org/W1513324186","https://openalex.org/W1554812212","https://openalex.org/W1554885925","https://openalex.org/W1585465727","https://openalex.org/W1590535432","https://openalex.org/W1602514551","https://openalex.org/W1754197117","https://openalex.org/W1765538419","https://openalex.org/W1821179458","https://openalex.org/W2004437077","https://openalex.org/W2019751328","https://openalex.org/W2028816054","https://openalex.org/W2108432348","https://openalex.org/W2115264823","https://openalex.org/W2117299791","https://openalex.org/W2127003363","https://openalex.org/W2128000312","https://openalex.org/W2130184127","https://openalex.org/W2137978379","https://openalex.org/W2139153122","https://openalex.org/W2140591466","https://openalex.org/W2141393995","https://openalex.org/W2147909695","https://openalex.org/W2148903683","https://openalex.org/W2157617940","https://openalex.org/W2158159636","https://openalex.org/W2167775755","https://openalex.org/W4245307975","https://openalex.org/W4302458519","https://openalex.org/W6633069435","https://openalex.org/W6633282629","https://openalex.org/W6635895404","https://openalex.org/W6637799165","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W4312516786","https://openalex.org/W2089881199","https://openalex.org/W3094139610","https://openalex.org/W2019614288","https://openalex.org/W2129978639","https://openalex.org/W2362759320","https://openalex.org/W2086539401","https://openalex.org/W2110795828"],"abstract_inverted_index":{"The":[0,117],"roadblock":[1],"to":[2,94,103,113],"wide":[3],"acceptance":[4],"of":[5,20,41,84,91],"asynchronous":[6,13,42],"methodology":[7,36],"is":[8,61,101,128],"poor":[9],"CAD":[10,54],"support.":[11],"Current":[12],"design":[14],"tools":[15,55],"require":[16],"a":[17,38,68,89],"significant":[18],"re-education":[19],"designers,":[21],"and":[22,82],"their":[23],"capabilities":[24],"are":[25],"far":[26],"behind":[27],"synchronous":[28,86],"commercial":[29],"tools.":[30],"This":[31,99],"paper":[32],"considers":[33],"the":[34,80,85,95,109],"testing":[35],"for":[37,64,72],"particular":[39],"subclass":[40],"circuits":[43],"(Null":[44],"Convention":[45],"Logic":[46],"or":[47],"NCL)":[48],"that":[49,63],"entirely":[50],"relies":[51],"on":[52],"conventional":[53],"available":[56],"at":[57],"today's":[58],"market.":[59],"It":[60],"shown":[62],"acyclic":[65],"NCL":[66,97,105,125],"pipelines":[67],"test":[69],"pattern":[70],"generation":[71],"stuck-at":[73,121],"faults":[74,92],"could":[75],"be":[76],"effectively":[77],"solved":[78],"through":[79],"construction":[81],"checking":[83],"circuit":[87],"with":[88],"set":[90],"\"equivalent\"":[93],"original":[96],"circuit.":[98],"result":[100],"extended":[102],"arbitrary":[104],"structures":[106],"by":[107,130],"applying":[108],"partial":[110],"scan":[111],"technique":[112],"break":[114],"computational":[115],"loops.":[116],"method":[118],"guarantees":[119],"100%":[120],"fault":[122],"coverage":[123],"in":[124],"systems,":[126],"which":[127],"confirmed":[129],"experimental":[131],"data.":[132]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}