{"id":"https://openalex.org/W2110477287","doi":"https://doi.org/10.1109/async.2002.1000306","title":"Adding synchronous and LSSD modes to asynchronous circuits","display_name":"Adding synchronous and LSSD modes to asynchronous circuits","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2110477287","doi":"https://doi.org/10.1109/async.2002.1000306","mag":"2110477287"},"language":"en","primary_location":{"id":"doi:10.1109/async.2002.1000306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030371220","display_name":"Kees van Berkel","orcid":"https://orcid.org/0000-0002-5246-1824"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]},{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"K. van Berkel","raw_affiliation_strings":["Eindhovan University of Technology, Netherlands","Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086576969","display_name":"A. Peeters","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. Peeters","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086193965","display_name":"Frank te Beest","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"F. te Beest","raw_affiliation_strings":["University of Twente, Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030371220"],"corresponding_institution_ids":["https://openalex.org/I4210122849","https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":3.0032,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.90713747,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.832770586013794},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8259255886077881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7085604667663574},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6642645001411438},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5555887818336487},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5548852682113647},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5342845916748047},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5314064621925354},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5261268615722656},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48230600357055664},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.45963674783706665},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4252411127090454},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.4184088706970215},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3362252712249756},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21482959389686584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1855485439300537},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18481191992759705},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16769278049468994},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12403488159179688},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.07855215668678284},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0778246521949768}],"concepts":[{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.832770586013794},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8259255886077881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7085604667663574},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6642645001411438},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5555887818336487},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5548852682113647},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5342845916748047},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5314064621925354},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5261268615722656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48230600357055664},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.45963674783706665},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4252411127090454},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.4184088706970215},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3362252712249756},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21482959389686584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1855485439300537},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18481191992759705},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16769278049468994},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12403488159179688},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.07855215668678284},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0778246521949768},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/async.2002.1000306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/7a8c5af8-b0d3-42fc-8f9f-aafecf10864c","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/7a8c5af8-b0d3-42fc-8f9f-aafecf10864c","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Beest, te , F , Berkel, van , C H & Peeters , A M G 2002 , Adding synchronous and LSSD modes to asynchronous circuits . in Proceedings 8th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2002, Manchester, UK, April 8-11, 2002) . IEEE Computer Society , Los Alamitos CA , pp. 161-170 . https://doi.org/10.1109/ASYNC.2002.1000306","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:ris.utwente.nl:publications/f2ff2870-9396-4692-a406-50bc29860c61","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:tue:oai:pure.tue.nl:publications/7a8c5af8-b0d3-42fc-8f9f-aafecf10864c","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/7a8c5af8-b0d3-42fc-8f9f-aafecf10864c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings 8th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2002, Manchester, UK, April 8-11, 2002), 161 - 170","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W70061769","https://openalex.org/W1595368737","https://openalex.org/W1679970298","https://openalex.org/W1765538419","https://openalex.org/W2002058428","https://openalex.org/W2006097283","https://openalex.org/W2035720669","https://openalex.org/W2066974842","https://openalex.org/W2073076521","https://openalex.org/W2118373632","https://openalex.org/W2166402441","https://openalex.org/W2171199949","https://openalex.org/W2741807042","https://openalex.org/W3210523556","https://openalex.org/W6602845172","https://openalex.org/W6635424516","https://openalex.org/W6637799165","https://openalex.org/W6651977010","https://openalex.org/W6742556396","https://openalex.org/W6802779965"],"related_works":["https://openalex.org/W2095703739","https://openalex.org/W364924225","https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W2325117947","https://openalex.org/W2384756109","https://openalex.org/W628161287","https://openalex.org/W158833317","https://openalex.org/W794031490","https://openalex.org/W2349909378"],"abstract_inverted_index":{"A":[0],"synchronous":[1,55],"mode":[2,8],"as":[3,5],"well":[4],"a":[6,14,46],"scan":[7,65],"of":[9,17,30,49,69,74],"operation":[10,63],"are":[11],"added":[12],"to":[13,38],"large":[15],"class":[16],"asynchronous":[18,39],"circuits,":[19],"in":[20,64,72],"compliance":[21],"with":[22],"LSSD":[23],"design":[24],"rules.":[25],"This":[26],"enables":[27],"the":[28,67],"application":[29],"mainstream":[31],"tools":[32],"for":[33],"design-for-testability":[34],"and":[35,56,78],"test-pattern":[36],"generation":[37],"circuits.":[40],"The":[41],"approach":[42],"is":[43,81],"based":[44],"on":[45],"systematic":[47],"transformation":[48,71],"all":[50],"single-output":[51],"sequential":[52],"gates":[53],"into":[54],"scannable":[57],"versions.":[58],"By":[59],"exploiting":[60],"dynamic":[61],"circuit":[62,76,79],"mode,":[66],"overhead":[68],"this":[70],"terms":[73],"both":[75],"cost":[77],"delay":[80],"kept":[82],"minimal.":[83]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}