{"id":"https://openalex.org/W2141556781","doi":"https://doi.org/10.1109/async.2002.1000302","title":"Relative timing based verification of timed circuits and systems","display_name":"Relative timing based verification of timed circuits and systems","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2141556781","doi":"https://doi.org/10.1109/async.2002.1000302","mag":"2141556781"},"language":"en","primary_location":{"id":"doi:10.1109/async.2002.1000302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000302","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041020336","display_name":"Hyun\u2010Jung Kim","orcid":"https://orcid.org/0009-0004-1489-1390"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Kim","raw_affiliation_strings":["Asynchronous CAD Group, University of Southern California, Los Angeles, CA, USA","Asynchronous CAD Group, Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Asynchronous CAD Group, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Asynchronous CAD Group, Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.A. Beerel","raw_affiliation_strings":["Asynchronous CAD Group, University of Southern California, Los Angeles, CA, USA","Asynchronous CAD Group, Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Asynchronous CAD Group, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Asynchronous CAD Group, Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113695022","display_name":"Kenneth S. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Stevens","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041020336"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":4.4905,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.94769728,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.820708155632019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7817217707633972},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7255721092224121},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6296147108078003},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5879743099212646},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5740538835525513},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5481718182563782},{"id":"https://openalex.org/keywords/verifiable-secret-sharing","display_name":"Verifiable secret sharing","score":0.5263211131095886},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49737051129341125},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.44982969760894775},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42233967781066895},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3313077688217163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1898547112941742},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09514990448951721},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08487319946289062}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.820708155632019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7817217707633972},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7255721092224121},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6296147108078003},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5879743099212646},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5740538835525513},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5481718182563782},{"id":"https://openalex.org/C85847156","wikidata":"https://www.wikidata.org/wiki/Q59015987","display_name":"Verifiable secret sharing","level":3,"score":0.5263211131095886},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49737051129341125},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.44982969760894775},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42233967781066895},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3313077688217163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1898547112941742},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09514990448951721},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08487319946289062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/async.2002.1000302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2002.1000302","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.67.4708","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.4708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.kdstevens.com/~stevens/docs/async02.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.8.150","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.8.150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://jungfrau.usc.edu/recent_pub/HK_ASYNC02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W97294771","https://openalex.org/W1489517620","https://openalex.org/W1491037212","https://openalex.org/W1491093261","https://openalex.org/W1494451878","https://openalex.org/W1543243434","https://openalex.org/W1554812212","https://openalex.org/W1568028524","https://openalex.org/W1570043190","https://openalex.org/W1583778827","https://openalex.org/W1590223305","https://openalex.org/W1793691888","https://openalex.org/W1830487160","https://openalex.org/W1929497867","https://openalex.org/W1937545609","https://openalex.org/W1948575810","https://openalex.org/W1977272925","https://openalex.org/W2032838513","https://openalex.org/W2099120582","https://openalex.org/W2100009051","https://openalex.org/W2101508170","https://openalex.org/W2106387547","https://openalex.org/W2125965694","https://openalex.org/W2127876484","https://openalex.org/W2128000312","https://openalex.org/W2136310485","https://openalex.org/W2145270056","https://openalex.org/W2148684266","https://openalex.org/W2161331676","https://openalex.org/W2161901477","https://openalex.org/W2167775755","https://openalex.org/W2293601555","https://openalex.org/W2537386175","https://openalex.org/W3150838188","https://openalex.org/W4238243172","https://openalex.org/W6603985325","https://openalex.org/W6629467162","https://openalex.org/W6633282629","https://openalex.org/W6633972513","https://openalex.org/W7042603779"],"related_works":["https://openalex.org/W2355730523","https://openalex.org/W152021879","https://openalex.org/W2072918937","https://openalex.org/W2365629437","https://openalex.org/W2023935927","https://openalex.org/W2362706271","https://openalex.org/W2148684266","https://openalex.org/W4388667102","https://openalex.org/W2080035745","https://openalex.org/W2112298791"],"abstract_inverted_index":{"Aggressive":[0],"timed":[1],"circuits,":[2,8],"including":[3],"synchronous":[4],"and":[5,14,32,43,55,67,85],"asynchronous":[6],"self-resetting":[7],"are":[9,114],"particularly":[10],"challenging":[11],"to":[12,17,24,65,73,89],"design":[13,42],"verify":[15],"due":[16],"complicated":[18],"timing":[19,38,70,107],"constraints":[20,39,51,71],"that":[21,121],"must":[22],"hold":[23],"ensure":[25],"correct":[26],"operation.":[27],"Identifying":[28],"a":[29,53,100],"small,":[30],"sufficient,":[31],"easily":[33,104],"verifiable":[34,105],"set":[35,102],"of":[36,49,103,122],"relative":[37,69,106],"simplifies":[40],"both":[41],"verification.":[44],"However,":[45],"the":[46,61,96,110,115,123],"manual":[47],"identification":[48],"these":[50],"is":[52],"complex":[54],"error-prone":[56],"process.":[57],"This":[58],"paper":[59],"presents":[60],"first":[62],"systematic":[63],"algorithm":[64,77],"generate":[66],"optimize":[68],"sufficient":[72,101],"guarantee":[74],"correctness.":[75],"The":[76],"has":[78,86],"been":[79,87],"implemented":[80],"in":[81],"our":[82],"RTCG":[83],"tool":[84,97],"applied":[88],"several":[90],"real-life":[91],"circuits.":[92],"In":[93],"all":[94],"cases,":[95],"successfully":[98],"generates":[99],"constraints.":[108,125],"Moreover":[109],"generated":[111],"constraint":[112],"sets":[113],"same":[116],"size":[117],"or":[118],"smaller":[119],"than":[120],"hand-optimized":[124]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}